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Abstract 
This thesis presents investigations into issues of power quality and reliability of grid 
connected inverters and proposes improved topological and control solutions to improve 
performance and cost effectiveness of these systems. 
Synchronisation of inverters to the grid can be problematic in its operational reliability. 
Of all grid synchronisation techniques phase locked loop based method offers a simple, 
robust and flexible solution. However the conventional PLL approach is inherently 
difficult to tune, due to the influence of its parameters on loop dynamics, filtering 
properties and output waveform spectral purity. The improved PLL proposed in the 
thesis, relieves the tuning task by decoupling the effect of its loop parameters from 
performance characteristics. 
Inverter power quality issues are addressed beginning from sources of harmonic 
distortion, classified as intrinsic and extrinsic. A potential intrinsic source is a look-up 
table generated reference sinusoid accessed in non-uniform increments resulting in 
harmonic, inter-harmonic or subharmonic distortion. The effect is studied in detail with 
analytical derivations and experimental results. On the other hand, extrinsic distortions 
are mainly caused by the distorted grid voltage. The effect of inductor current feedback, 
output current feedback and capacitor current feedforward on harmonic impedance is 
studied. The combination of inductor current feedback and capacitor current 
feedforward demonstrates good disturbance rejection and damped load transient 
performance on a low power grid connected inverter. It is shown that by carefully 
selecting the feedforward coefficient, the structure of the control system could be varied 
between the feedback and feedforward schemes. Theoretical concepts are validated on a 
purpose built 50OW 3-level grid connected inverter controlled through a generalised 
controller board based on TMS320C31 DSP. 
Multi-level inverters are presented as a favourable topological alternative to H-bridge 
grid connected inverters at medium and high power levels. The effect of number of 
levels, topology and switching strategy on switching losses, spectral performance and 
cost is analysed. Simulation results reveal that Boolean manipulation of PWM signals 
can be used to re-distribute harmonic energy for common mode cancellation, resulting 
in low switching harmonic amplitudes. Such a scheme - Carrier anti-phase sine (CAS) 
PWM is proposed and used in the prototype 3-level inverter. 
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Chapter 
1 
Introduction 
In today's de-regulated electricity distribution network inverters play a decisive role in 
converting, regulating, and/or conditioning utility power at different power levels. Strict 
guidelines laid down by RECs (regional electricity companies) sets limits on the 
harmonic levels of injected power and requires various protection schemes to be 
included for safe and reliable interface of power. The continuing demand for efficient, 
reliable and low cost inverters producing harmonically clean power has created 
challenges to the inverter designer. 
Presently most commercially available inverters operate either in current control mode 
for grid connection or voltage control mode for stand alone operation. In cases where 
requirements for dynamic performance are high, cascade control is used. Obviously 
from a control perspective, more feedback information would mean better control, 
yielding a cleaner output and superior response. However that would imply an increase 
in transducer cost and control complexity. Similarly an issue related with degradation of 
control and hence power quality in digitally controlled inverters is the inherent control 
delay. The effect of it is more prominent especially when subtle changes in the grid 
induce resonance with the inverter. Delay effects are normally minimised by increasing 
the sampling frequency and faster digital signal processing. That again would bring 
about increase in processor cost alongside switching losses and code compression 
issues. 
In an ideal world, if inverters were purely analogue controlled and connected only to 
passive loads in stand alone mode then they could be expected to produce harmonically 
clean power. Modem inverters are by default digitally controlled as it provides the 
necessary flexibility and control of various auxiliary features essential for a utility 
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inter-face. Moreover the increasingly polluted grid, with various non-linear sources and 
loads, demand more control effort to reject the extemal disturbances affecting power 
produced by the inverter. Hence it is clear that inverter power quality is affected by both 
intemal and external effects. A simple solution to increase the inverter's impedance to 
grid distortions and suppress intemally generated harmonics is to fit a higher order 
output filter. However the size and cost of filters have not made it a popular choice 
amongst inverter manufactures. Instead the preference is to use low cost software based 
control techniques to achieve the same effect. 
The aims of this thesis are to investigate issues of power quality, reliability and 
efficiency with existing topological and control techniques and investigate novel 
solutions to improve the performance and cost effectiveness of grid connected inverters. 
1.1- Aims and obiectives of research 
m Review various digital filtering techniques for grid synchronisation of inverters. 
Analyse their relative merits and choose a method best suited for utility 
applications. 
m Study the suitability of digital phase locked loop (DPLL) for grid 
synchronisation and identify its practical limitations. Propose modifications to 
improve its performance. 
Investigate and demonstrate mechanisms of harmonic and sub-harmonic 
distortion in look-up table based sine reference synthesis. Formulate a method to 
quantify and reduce distortion levels particularly for reduced size look-up tables 
where fractional frequency reference signal synthesis is required. 
Study the application of multi-level inverter topologies for grid applications, 
with emphasis on power quality, EMI and cost/size implications. Elucidate on 
topology and level selection for medium power inverters. 
w Investigate different modulating techniques for grid connected multi-level 
inverter control through modelling and simulation. Identify their limitation and 
propose schemes to achieve better harmonic mitigation and low device losses. 
a Examine the effect of inverter's control on its output spectral purity, disturbance 
rejection capability and dynamic response. 
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n Investigate alternative feedback/feedforward schemes based on frequency 
domain analysis of grid connected inverter (GCI) with a T-type output filter. 
" Design and build a generalised controller for real time control of a GCI- 
" Design and build a single phase 3-level prototype inverter. 
" Real time implementation of proposed control and modulating techniques on the 
purpose built experimental set up, validating the theoretical work. 
m Inclusion of a passive anti-islanding scheme. 
1.2 - Thesis contributions 
All of the aforementioned objectives have been met and the following is list of 
contributions novel to the field of research, previously unpublished. 
M Analysis, design and real-time implementation of a digital PLL for a GCI, 
optimised for dynamic performance, spectral purity and immunity to grid noise. 
m Design and implementation of an arbitrary waveform synthesizer (AWS) for real 
time dynamic grid disturbance synthesis. 
m Realisation of software lock-in detection for improved reliability of 
synchronisation. 
w Fundamental investigation into subharmonic distortion of look-up table based 
sine reference synthesis. The study has led to closed form mathematical 
derivations and experimental verification of distortion mechanisms. Condition 
for complete subharmonic suppression is determined in terms of look-up table 
parameters. 
m Assessment of using multi-level inverter topologies for grid connection. Effect 
of modulation index and device position on device loss distribution is found 
through simulation. 
m Effect of modulation index on spectral quality established comparing H-bridge 
and multi-level topologies. 
a Investigation into different modulation techniques of multi-level inverters (MLIs) 
for harmonic mitigation, device loss distribution and EMI reduction. 
MA novel application of carrier anti-phase sine (CAS) modulation has been 
proposed for half-bridge diode clamped inverter topologies with odd number of 
3 
Chapter I- Introduction 
levels with improved common mode harmonic cancellation. The method is 
tested on a 3-level half bridge inverter. 
m Novel concepts of effective modulation index, Maeff and device utilisation factor, 
UmL, are defined and expressions derived for MLIs. 
m Novel concept of topology utilisation factor, TAg I is defined and an expression 
derived for MLIs. 
m Fundamental investigation into the effect of inverter control on low-order 
harmonic distortion. 
aA novel method is proposed combining inductor current feedback and capacitor 
current feedforward to improve the inverter's immunity to distorted grid voltage 
and better dynamic response. 
m Experimental implementation of the proposed control and the modulating 
scheme using the purpose built 3-level inverter and the DSP based generalised 
controller. The results validated the theoretical analysis. 
m Effect of control bandwidth on stability was investigated. 
mA novel passive islanding detector based on a software lock-in detector is 
proposed and tested experimentally. 
1.3 - Thesis overview 
The thesis consists of four core chapters of contributory material and another chapter 
describing the experimental set-up. The core chapters include a background study and 
literature review of each topic addressed in those chapters. A brief description of 
chapter contents is given below. 
Chapter 2 reviews various digital filtering techniques for inverter grid synchronisation. 
Theoretical analysis and practical limitations of PLL synchronisation is shown with a 
proposed modification to improve its performance. A detailed grid noise model is 
implemented in real time using a purpose built arbitrary waveform synthesiser. 
Chapter 3 discusses harmonic/subharmonic distortion of direct look-up table based sine 
reference synthesis. It is found that such distortion occurs if a reference sinusoid of a 
fractional frequency is needed to be synthesised using limited size look-up table. A 
method is shown to determine the minimum table size to produce a reference waveform 
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free from subharmonic distortion whilst achieving a given frequency resolution. 
Theoretical findings are verified by an example with experimental results. 
In chapter 4, multi-level inverters for grid application are assessed in terms of 
harmonic mitigation, device losses and EMI. The effect of modulation index on device 
loss distribution, level loss, device utilisation and waveform spectral quality is 
investigated. Simulation results show that switching harmonics can be reduced 
topologically (e. g. full bridge configuration), by switching strategy (CAS or disposed 
carrier sine- DCS) or combining both. CAS modulated 3-level HBDC is equivalent in 
harmonic terms to a unipolar modulated H-bridge inverter. If dc-link mid point access is 
not needed, multi-level full bridge topology is smaller and cheaper for a given number 
of levels compared to the half-bridge topology. Formulae are derived for diode and 
capacitor clamped MLIs describing their features and trends with number of levels. 
Chapter 5 addresses control issues of a GO connected via a LCL filter. Various control 
methods and feedback schemes are reviewed and discussed. Simulation studies are done 
based on mathematical models and analysed both in time and frequency domains. 
Three control schemes (viz: output current, inductor current feedback and inductor 
current feedback combined with the capacitor current feedforward) are compared for 
steady state and transient performance. The concept of han-nonic impedance is used to 
study the effects of distorted grid voltage on the inverter's power quality. Frequency 
domain analysis demonstrated that using inductor current instead of output current as 
the feedback quantity, improved disturbance rejection in the low harmonic region whilst 
achieving some resonance dampening. Further disturbance rejection and better transient 
performance was achieved via the proposed capacitor current feedforward and inductor 
current feedback scheme. Effect of load power factor on inverter's frequency response 
is investigated. Experimental results are used to verify the theoretical findings. 
Chapter 6 describes the Generalised Controller (GC) and the 3-level half bridge diode 
clamped prototype inverter designed and built to validate results. Issues related to 
control bandwidth are discussed alongside with practical solutions. A simple passive 
island detector is proposed and implemented. 
Conclusions of the research are given in chapter 7. 
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1.4 - Inverters for grid connection of photovoltaic (PV) sources 
The popular usage of the term inverter in power applications defines a static power 
converter capable of transforming direct current to alternating current. In the context of 
PV, the primary aim of the inverter is to efficiently and reliably convert the DC PV 
source to harmonically clean AC power injected into the grid. A typical functional set- 
up of a GCI system is shown below in fig 1.3.1. 
PV module MPPT DC-DC inverter 
conversion 
output filter isolation 
transformer 
Fig 1.3.1 - PV system components. 
The first stage of the system is a dc-dc boost converter which augments the PV panel dc 
voltage to a convenient level to be inverted. The boost converter normally includes a 
maximum power point tracking (MPPT) controller, for optimum power capture. The 
transformer stage is primarily an isolation barrier between the inverter and the grid. 
However it also serves to exclude dc current injection and provides partial harmonic 
mitigation due to its inductive nature. In 3-phase applications, the transformer could 
even act to balance out small load/phase imbalances. If a transformer is used then it is 
best connected after the output filter. In this way it will be excluded from the control 
loop thus simplifying the control design. Also the high frequency components due to 
inverter switching do no cause iron losses in the transformer. 
As the GCI system not only converts power but needs to interface two power sources, it 
is required to fulfil other obligatory functions such as power quality, synchronisation, 
protection and power conditioning. Some of these functions are briefly discussed below. 
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1.5 - Power quality issues 
A- Harmonics 
Inverters use semiconductor bridges to switch a DC source to produce a PWM voltage 
which then is filtered to extract the fundamental component of the output current. The 
conventional solution is to use a closed loop control system where the controller 
continuously attempts to reduce the error between the inverter output and a reference 
sinusoid. This would satisfactorily work on a passive load and with pure analogue 
control. However in the case of a digitally controlled GCI, both the distorted grid 
voltage and the inherent control delay acts as a disturbance, harmonically degrading the 
inverter output. 
The generated harmonics can be divided into lower and higher order according to their 
frequencies. Low order harmonics occur either through intrinsic or extrinsic effects. 
Control delays, dead time effects, bridge asymmetries are some of the sources intrinsic 
to the inverter. Similarly, the quality of the injected current from an inverter could suffer 
due to a weak grid and due to it, distorted grid voltage, which is an extrinsic effect. On 
the other hand, higher order harmonics, otherwise known as switching harmonics, occur 
as multiples of the inverter switching frequency. These are normally mitigated by 
filtering or topological means. At present G83/1 [1] regulations require the overall THD 
of injected current to be less than 5% whilst the amplitude of any single harmonic 
should not exceed 3% of the fundamental for inverters up to 5 KVA. 
B- Interharmonics 
Besides the aforementioned, another type of potential source of distortion is 
interhamonics and subliarmonics. Subliarmonics can be thought to be interharmonics 
spilling below the ftindamental frequency component. Interharmonics are defined as 
inter-modulation of the fundamental with any other fTequency components other than 
multiples of the fundamental [2]. A typical case of 12% interharmonic amplitude of 335 
Hz embedded in a50 Hz voltage is (1.5.1) shown in fig 1.5.1. 
V(t) = sin(2. z. 50. t) + 0.12. sin(2. z. 355. t) (1.5.1) 
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time. soc 
Fig 1.5.1 - Simulated interharmonic distortion. 
Blue - undistorted waveform 
Red - distorted wavefonn 
Fig 1.5.1 shows peak voltage fluctuation in the distorted voltage. This is because the 
interhamonics added are not synchronised as in the addition of harmonics to the supply 
signal. 
Some commonly known sources of interharmonics are cycloconverters, arcing loads 
and doubly fed induction machines used for slip energy recovery. Effects of 
interharmonic/subharmonic distortion have so far not been reported for inverter power 
sources. In the author's investigation of distortions related to look-up table based sine 
wave generation (chapter 3), interharmonics/subharmonics were observed under 
specific conditions of synthesis. It occurred when a reference sinusoid of fractional 
frequency was synthesized using a limited size look-up table. 
C- DC current injecdon 
Another type of distortion effecting power systems with GCIs is injected currents at dc 
or very low frequency. This is considered a particularly critical issue in the new range of 
transformerless GCIs. Obviously as the transformer isolation is excluded, the grid is 
exposed to dc or very low frequency current components generated by the inverter. The 
sources are believed to be mainly from either bridge switching asymmetries and/or 
transducer non-idealities. A novel method was proposed by Armstrong et al [3] based 
on auto-calibrating the feedback current sensor, to reduce potential dc component 
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amplitudes. Details of sources and effects of dc current injection are out of the scope of 
this thesis and can be found in [1]. 
D- Electromagnetic interference (EMI) 
High power inverters with high switching frequencies produce interference which 
propagates by conduction and/or radiation. The issue is critical especially when the dc- 
link cannot be earthed, resulting in a floating high dc-link voltage switching at high 
frequency. Calais et al reports the negative effects of leakage current due to unearthed 
PV array earth capacitance in a transformerless GCL A promising candidate for low 
EMI is multi-level inverter technology [4], [5], investigated in chapter 4. 
1.6 - Synchronisation 
Conventionally synchronisation is associated with rotation machines connected in 
parallel with the grid. Similarly, the phase and frequency of a grid interfaced power 
electronic inverter needs to be in synchronism with the grid to avoid pulsating power 
flow, leading to potential device failure. Difficulties are encountered when the inverter 
needs to determine phase/frequency information from a weak and a distorted grid 
voltage. Much work has been done in the past on various grid voltage filtering 
techniques [6], [7], [8], [9], [l0]jll], [l2] for grid synchronisation of inverter systems. 
However, the need still remains to elucidate certain limitations and possible 
compromises on those methods currently in use. 
1.7 - Protection issues 
A- Loss ofmains 
The loss of utility indicates a condition where the grid to which the inverter is connected 
is de-energised. Under certain circumstances the inverter then runs in to an islanded 
mode, continuing to supply power to the 'dead grid' and to local loads thus imposing a 
safety hazard. Two approaches are currently incorporated in commercial GCls. i. e. 
passive and active anti-islanding detection. Passive methods include rate of change of 
frequency (ROCOF) detection or voltage vector shift detection [13], However, this type 
of detection would fail if the inverter precisely matches the grid's active and reactive 
power demand. In that case active detection is required. Their primary objective is to 
actively perturb the power balance at the PCC whilst detecting changes in the inverter 
output. 
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Besides islanding detection, GCIs are also required to shut down on over/under voltage 
and over/under frequency. Both these conditions are regarded as abnormal grid 
conditions. 
B- Reliability 
It is fair to mention that reliability of PV-grid interface has partly contributed to the 
reluctance of utility companies investing more in the PV sector during the past years. 
Fortunately the scenario is changing as reliability of software controlled GCIs are now 
improving. According to reports published consequent to numerous respondents from 
the industry [14], the following factors were found to have affected the reliability of 
interfacing GCIs to the grid. 
m Spurious lock-outs with over-sensitive islanding detection and/or grid 
synchronising schemes. 
a Resonance conditions excited either due to de-tuned inverter controller or 
excessive load capacitance often connected for VAR compensation. 
The issue of islanding detection is in itself a specialised topic and is not treated in this 
thesis. However reliable lock-out detection is analysed and a method is realised in 
software for the prototype inverter design. The scheme was also extended to function as 
a passive island detector and is detailed in sec 6.4.2 of chapter 6. 
C- Resonance 
Another issue effecting inverter reliability is resonance. It is closely linked with inverter 
control system and tuning. Internal control parameters, digital delays and plant 
complexities interact to alter the system's frequency response. Although control 
parameters and delays are internal to the inverter and hence deterministic, load 
variations are not. Therefore it is not always practical to establish the exact frequency 
response of the composite system. It is only through an intuitive approach that the 
controller could be designed and tuned to avoid instability and outages owing to 
resonance conditions. 
Majority of excited harmonic resonance in GCls is due to two reasons: 
m Use of higher order output filters for better hannonic suppression leading to a 
higher order plant with resonance peaks in the system's frequency response. 
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0 Connection of power factor correcting capacitor banks parallel with the inverter 
leading to an under-damped frequency response. 
Conventionally resistors in parallel with the inverter are used to dampen undesirable 
resonance at the cost of efficiency. A more effective method is active damping using 
control techniques. Such a method is proposed in chapter 5 using inductor current 
feedback and capacitor current feedforward. 
The effect of load power factor on the system frequency response and resonance 
conditions is also addressed in sec 5.13. 
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Chapter 
2 
Grid 
Synchronisation 
2.1 - Overview 
This chapter analyses issues related to synchronisation of an inverter power source to 
the grid. With the increasing number of GCIs a major factor affecting the reliability is 
the inverter-grid synchronisation process. Therefore it is deemed that a thorough study 
of existing methods and their drawbacks was essential. Some common methods 
proposed in the literature are analysed. Simulation is used to identify the effect of 
accuracy and speed of grid synchronisation on the overall reliability of the grid 
connected inverter system. A digital Phase Locked Loop (DPLL) is mathematically 
analysed, modelled, simulated, modified and tested in real time to extract phase and 
frequency information of grid voltage for inverter synchronisation. The objective of the 
modified PLL (mPLL) was to improve the reliability of synchronisation of the GCI. 
Experiments were done to demonstrate the robustness of the detection scheme for 
voltage distortions most commonly found in a typical grid. 
2.2 - Background 
Reliable supply voltage phase/frequency detection is essential for the smooth flow of 
power from sources connected to the grid. Even the slightest mismatch in the frequency 
could result in pulsated flow of power at beat frequency (Afb,,, ) resulting in catastrophic 
damage both to the inverter and to other users connected to the grid. A typical case of 
de-synchronised inverter power flow is simulated in Matlab / Simulink and the results 
shown in fig 2.2.2. 
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RL 
50 Hz 
Grid 
Fig 2.2.1 - PV power source connected to the utility grid. 
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Fig 2.2.2- Simulated power flow from PV source to grid (a) - de-synchronised, 
(b) - synchronised. 
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2.3 - Zero crossing detection (ZCD) 
In a conventional current controlled inverter without VAR compensation, the demand to 
the current controller is required to be set in phase and frequency with the grid voltage. 
This will guarantee seamless transfer of power with unity power factor. The reference 
signal datum and frequency is normally detected by a zero-crossing detector on the 
positive/negative crossing of the supply voltage. In a relatively clean signal this is 
simple to achieve using an analogue filter and a comparator. However grid voltages are 
increasingly becoming polluted within the modem industrial environment. Numerous 
switched mode power sources, non-linear devices and sinks connected to it are often 
deemed to be responsible. 
High power thyristor rectifiers are notoriously associated with notch type distortion 
generation. If they are connected to a weak grid (i. e. far from the source) with increased 
inductance the terminal short circuit impedance may be large enough to create a 
significant commutation overlap angle. This would significantly increase notching in 
the voltage, the width and depth of which is dependant on converter switch timing. 
In addition, non-linear grid voltage distortion will be caused by static power converters, 
saturated chokes/transformers and variable speed drives connected to the supply. A 
typical distorted grid voltage is shown in fig 2.3.1 along with detected zero crossing 
points. The simulation model used is detailed in sec 2.11. 
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Fig 2.3.1- Simulation of zero crossing etections of a distorted grid voltage. 
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It is clear that, due to the occurrence of multiple zero-crossings a simple zero-crossing 
detector's estimate of the signal's phase and frequency would be false. However it is 
noted that for fast detection of frequency and phase (such as in parallel connected 
inverter systems) simple zero-crossing technique would be the preferred choice 
2.4 - Review of grid voltage phase/frequency detection methods 
The aforementioned problems associated with conventional zero-crossing detection had 
led to research on robust and cost-effective methods of signal filtering. The tree diagram 
below shows some of the methods used, often addressed widely in literature. 
Grid synchronisation 
Reducing noise in the Tracking 
distorted signal 
I 
filters 
Other methods 
1- Low pass and band Phase lo'cked 
1- Fourier filters 
pass filtering loops 
2- Linear interpolators 
2- Adaptive/predictive 3- Predictive 
digital filtering linearization 
Fig 2.4.1- Classification of grid synchronisation methods 
Fourier filters, linear interpolators and predictive linearization techniques are not 
analysed due to their inherent intense processing requirements. A brief assessment of 
the most widely used methods will follow in the next sub-section. 
2.4.1 - Low pass and band pass filtering 
The purpose of a low pass filter is to smooth out the distortion in the grid voltage 
waveform, particularly in the zero crossing regions. Though simple to implement a 
major drawback is the inherent phase lag of the filtered signal. An obvious solution to 
this is to use a low Q, band pass filter, designed to give zero phase shift at 50 Hz. 
The disadvantage of this method is that it assumes the supply frequency to be constant. 
But, since the grid frequency typically fluctuates within - 1% [15], a phase delay in the 
filter output will be inevitable. The same is true if filter parameter varies due to ageing, 
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temperature, and drift, shifting the pass band of the filter. Moreover, it has been reported 
in [61 that although high frequency noise may well be filtered, a linear filter cannot fully 
remove notch type distortion from the voltage signal. Such non-linear distortions are 
best removed by non-linear filters. 
2.4.2 - Adaptive/Predictive and median filtering 
Recent advances in low cost high speed DSPs have enabled efficient real time 
implementation of complex digital filter algorithms. In the past most of the theory was 
applied in noise cancellation, speech processing and medical electronics. Recent 
application of these filtering methods to ZCD has proven that it circumvents many 
drawbacks related to conventional ZCD techniques [6,10]. The main advantage is that it 
is a delayless filter. This attributed to its predictive nature. On the other hand its 
adaptivity supports frequency variation in the line voltage. Finally, as the filter is 
digitally implemented its performance is insensitive to parametric variations and drift. 
Further analysis of the topic should be followed by the functionality of the filter. The 
filtering method used is based on the concept of adaptive prediction. A block diagram is 
used to describe the filter,, as shown below in fig 2.4.2. 
+ 
Grid distortion 
model 
Z-1 
Fig 2.4.2 - LMS adaptive predictor block diagram. 
LIVIS 
adaptive 
filter 
error 
predicted 
signal 
The LMS filter input and output is compared and the error fed back to adjust its 
coefficients according to the least mean square (LMS) rule. As a criterion of 
convergence, inputs to the comparator and the filter should be uncorrelated. This is 
achieved by delaying the input by one sample (Z-'). Fig 2.4.3 shows simulated results 
of a typical LMS predictive filter. The filter was implemented using standard filter 
blocksets available in Matlab/Simulink. Grid distortion model used here is described in 
detail in sec 2.11. 
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2 
1 
distorted signal 
it1: 
0. 
E 
-1 
-7 
----------- 
0.01 0.02 0.03 0.04 0.05 
time, sec 
filtered signal 
0.06 0 
_0 
CL E 
m 
-1 
------------- 
--- -------------------- 
-------------- 
0 0.01 0.02 0.03 0.04 0.05 0.06 
time, sec 
Fig 2.4.3- Simulated LMS predictive filter response of a test signal 
Clearly the performance is only optimum for Gaussian distributed white noise type 
distortion. In a polluted grid white noise type distortion is common due to power device 
switching. However the filtering of voltage spikes and notching [10] is poor. 
A solution was proposed by Vainio et al in [7], cascading a non-linear median filter to 
eliminate impulsive disturbances. Although good at filtering non-linear distortions such 
as spikes and notches, the median filter is reported to have a drawback of incomplete 
restoration of the waveform. Complete restoration of the signal requires a long (higher 
number of taps) FIR predictor or a cascaded linear interpolating filter. This is clearly a 
major disadvantage, since it adds more to memory requirements and increases the 
complexity of the filter. 
The techniques described above are but a few amongst many methods of noise 
reduction in a signal. For obvious reasons of space, all of them cannot be discussed here 
but some are listed in the references [8] -[12]. 
2.4.3 - Tracking filters - PLLs 
An alternative approach to reducing noise in a distorted grid signal is to track the 
fundamental component of that signal. It is in essence a narrow band-pass filter whose 
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centre frequency is set to the desired fundamental component to be extracted. A Phase 
Locked Loop (PLL) is the most common form of a tracking filter. 
Coinciding with the invention of coherent communication, PLLs were first used in the 
1930s for Radio and television signal receiving. Later its robust properties were 
exploited in precision engineering like astronomy and lock-in amplifiers, where minute 
signal amplitudes embedded in noise were required to be detected [ 16]. 
A more recent application of the PLL is in power systems. The PLL is very robust in 
locking to a given frequency buried in noise. Therefore it is widely used in active power 
filters, static power converters [17], [18] static VAR compensators [19], uninterrupted 
power supplies (UPS) [20], dynamic voltage restorers (DVR) [21] and motor control 
[22], [23]. 
2.5 - Review of PLL applications 
Probably the first reported work on PLL application to power systems was by 
Ainsworth in 1968 [17]. He investigated the suitability and performance of an analogue 
PLL providing pulse timing to a 6-pulse mercury arc valve converter connected to a 
weak grid. The converter with conventional ZCD was connected to a high voltage DC 
(HVDC) transmission line. As the AC side become weaker, the firing pulses timed on 
the zero crossings of the AC signal becomes irregular. This irregular firing of the 
converter is reported to cause harmonic currents which in effect magnify voltage 
harmonics already present (due to the weak grid) on the AC side. Furthermore, this 
phenomenon generates low frequency components, saturating the front-end transformer. 
Performance of the proposed PLL based ZCD was tested on a HVDC simulator for AC 
systems with varying weakening levels and transients. Ainsworth's work proved that 
the use of PLL based firing pulse control enabled converters to be reliably used in very 
weak AC systems, which until then was not practical. 
With the advent of integrated circuits, PLLs were mass produced and became 
economical for various other applications. One such area was precise speed control of 
motors, initially using inexpensive PLL ICs for computer disk controllers. Moor of 
Motorola Inc. (1973) [22] presented a practical guide to a PLL DC motor servo design 
capable of regulating speed up to 0.002% accuracy. The key difference between 
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conventional servos and PLLs is that the reference for a PLL is a periodic signal rather 
than a fixed value. The feedback is a stream of pulses given by an encoder. The 
frequency of this pulse stream is proportional to the motor speed. Moor concludes that 
PLLs are preferred for motor control when they are required to synchronise, for e. g. 
with a digital clock in a disk drive or in synch-speed conveyer systems. 
Towards the late 60s researchers turned their attention to design and implementation of 
digital PLLs. Perhaps the first all-digital PLL (DPLL) was reported by Drogin [241 in 
1967, used for an omni-directional range finder. A thorough mathematical treatment in 
to DPLL design and analysis was presented by Lindsay et al [ 16]. 
Mikkelsen et al in Bang & Olufsen [25] developed a software based PLL algorithm for 
a commercial light controller. Here, they found that Triac based domestic lighting 
controllers experienced flicker when regulated for low power. The reason was found to 
be the irregular Triac switching due to the distorted supply. Some of these distortions 
were modulated timing signals superimposed on the supply by generating authorities. A 
software PLL was developed and programmed in a low-cost 8-bit micro controller to 
lock in to the fundamental component of the line voltage. The improved product with a 
SPLL is in production since 1992. 
One of the most recent applications of PLL in power systems is reported by Harimi- 
Ghartemani [26]. Here an enhanced PLL is the core unit of a power signal processor 
(PSP). The unit obtains three phase voltage and currents and calculates instantaneous 
and stationary symmetrical components, active reactive currents, power, power factor 
and THD. A phase detector is used to estimate the phase angle, fundamental component 
and its amplitude, distinguishing the design from the usual PLL. However the method 
has one drawback, i. e. estimation latency; as it takes more than one cycle to achieve 
steady state. The authors claim that precision and robustness offered is more crucial 
than convergence time in applications such as power quality monitoring. Although 
algorithms are verified with simulations no real time implementation is reported. 
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2.5-1- Suitability of PLL for inverter grid synchronisation. 
Having given a detailed review of the existing filtering methods for ZCD the following 
sub-section describes why a PLL based synchronising scheme is preferred for inverter 
grid synchronisation. The main requirement for synchronising an inverter to the grid is 
to robustly detect the phase and frequency of the fundamental line voltage with no phase 
delay whilst tracking changes that may occur. The worst case rate of change in line 
frequency is limited by regulation to I Hz/sec [8]. 
Although one could argue the suitability of methods in 2.4.1 - 2.4.3 for signal filtering, 
PLL based ZCD is merited for the points described below. 
n Tracks the fundamental of the grid voltage under wider array of distortions with 
no pre-filtering 
m Simultaneous tracking of phase and frequency, hence no phase delay. 
m Full digital implementation 
- immune to parametric variation 
flexibility to add other control and protection algorithms 
easily programmable and annexed to the existing inverter control 
algorithm 
m Output directly used as the reference sinusoid to the control algorithm avoiding 
post filtering or reference generators. 
m Could be doubled as a VAR compensator with arbitrary phase angle control. 
Nonetheless this technique also has its own limitations which entail modifications to 
suite grid applications. Sections 2.8.1 and 2.9 of this chapter discuss these amendments 
and depict the improvement achieved due to them. 
In this thesis, a step-by step design of a software phase locked loop (SPLL) for inverter 
grid synchronisation is presented Limitations of a conventional PLL are identified. 
Contributions are made modifying the conventional DPLL to improve the reliability of 
grid synchronisation. Furthermore, real time arbitrary waveform synthesiser (A WS) is 
designed and built based on a detailed grid noise model. A controllable artificial grid 
with real distortions is built to supplement as a test plaffiorm for the SPLL. The 
proposed SPLL algorithm is tested in real time subjected to worst case grid distortions 
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andfinally incorporated in to the control code of a 50OW three- level grid connected 
inverter (described in chapter 6). 
2.6 - Phase locked loop control 
This section serves as a foundation for PLL theory which then is used for the analysis 
and design of the phase/frequency detector. Beginning with a simplified block model 
and mathematical derivation of a linearised analogue PLL, it then moves on to design 
and simulations. The final design is transformed in to discrete domain for real-time 
implementation. 
2.6.1 - Theoretical background 
The theory behind PLL is well established and can be found in standard literature [27], 
[28]. However it is believed that a background into the existing PLL theory should be 
first presented leading to mathematical modelling followed by analysis and design. The 
final objective is to find how best the conventional PLL can be adapted for grid 
synchronisation and implement modifications to suite the application. To start with, a 
block diagram of an analogue PLL is shown in fig 2.6.1. 
PD 
------------ LPF -------------- 
Ul(t) = Ujo. sin (col. t + 01ý 
Kd 
Ud(t): 
-0 0' KL 
I 
---- ----------------------- 
U2 W 
VC0 
-------------------------------------------- 
Cos[ ] 
50 Hz 
Set Centre frequency: 
------------------------------- 
sin[ 
3 r) Synchronised 
quadrature 
output 
Fig 2.6.1 - Analogue PLL model 
Ul(t 
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PD - Phase discriminator - detects the phase/frequency difference between grid 
voltage and the internally generated sinusoid. 
LPF - low pass filter - extracts the dc component proportional to the phase/frequency 
difference signal. 
VCO - Voltage controlled oscillator - uses the LPF output to synthesise a sinusoid with 
the phase and frequency to that of the input. 
Kd - Phase discriminator gain. 
KL - Loop gain. 
K, -VCO gain 
From a control system perspective, analysis of the system in fig 2.6.1 is made simpler if 
it is assumed to be linear. The element contributing to the non-linearity is the VCO with 
its trigonometric function. For simplicity of analysis this block is replaced by a scaled 
integrator as shown in fig 2.6.2. This assumption is only necessary if phase change 
A0 is small. i. e. for rate limited frequency deviations. 
lim Ao -> 0 sin(A 0) z Ao 
PD 
--------------------------- 
LPF 
Fig 2.6.2 - Linearised PLL model 
(2.6.1) 
Now, this represents a classical feedback control system, with 01(s) tracking 02(s). PD 
represents a summing element, VCO the linearised plant while the LPF acts as the 
controller. An additional 90' phase shift is added to compensate for the lag due to the 
integral effect of the loop. 
22 
Chapter 2- Grid synchronisation 
2.6.2 - Mathematical model 
Functional blocks of the system in fig 2.6.1 can be described mathematically as follows: 
- Phase Discriminator (PD): 
The purpose of the PD is to modulate UI(t) and U2(t) to extract phase information of the 
two signals. PD represents a zero-order block with a gain of Kd. The output of the Phase 
Discriminator is Ud(t), which is the product of the input signal UI(t) and VCO output 
U2 0- 
Ud(t) ý WO. U2(t) = Uio. sin (w1. t + 01). U2O. cos (w2. t + 02) (2.6.2) 
UIO-U20_ 
. (sin[(ct), 
+ C02 )t + (01 + 02)] + sin[(col - Ct)2)t + 
Oe 
2 
Where 01,02are the phase shifts of the input and output wavefonns, while co, and w2are 
the frequencies of the input and output waveforms. 
The phase error 'S Oe = 
(01 
- 
02 )' (2.6.2) reveals the VCO output as a low frequency 
signal with a modulated high frequency component embedded in it. 
- Low-passfilter (LPF): 
High frequency component of Ud(t) is filtered by the LPF to obtain a signal proportional 
to the difference in phase of UI(t) and U2(t). 
U, (t) = Kd. KL. sin[ 
(co, 
- C'02 
ýt 
+ Oe 1 (2.6.3) 
where, 
U 
10 *U 20 
2 
In locked state, i. e.: o), = cq2 
U, (t) = Kd. KL. sin[O, 1, (2.6.4a) 
At steady state 0, -0 
U, KXL - loe I (2.6.4b) d 
Thus the LPF output U, (t) is a dc signal whose amplitude is proportional to the phase 
difference 0, . It 
is noted however that complete filtering of Ud(t) is not possible in 
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practice. Often a ripple is present (see fig 2.9.3) in U, (t) which contributes to the 
degradation of the PLL output. 
- Voltage controlled oscillator (VCO) 
Uc(t) drives the VCO to generate a sinusoidal waveform synchronised in phase and 
frequency to the input signal UI(t). Referring to fig 2.6.1 VCO output can be generally 
written as: 
U2(t) ý--:: coýf27r. 
(U, (t)+f, ). dtj (2.6.5) 
Where, fo is the centre frequency, normally set at 50 Hz for grid application. K, is the 
VCO gain. U3(t) (see fig 2.6.1) is the quadrature component of U2(t), and is used as the 
reference for the inverter control circuitry. 
2.6.3 - PLL parameters. 
The parameters described below are relative to the operational range of frequencies of 
the PLL. 
m The hold range 
ACO 
H- the range of frequencies where the PLL is statically 
stable 
m The pull-out range Aco, o - the dynamic limit of I'LL stability. If tacking is lost 
within this range, the PLL will lock in but the process may be slower 
m The pull-in range Acop - Within this range of frequencies the PLL will always 
become locked 
m The lock-in range ACOL - The range of frequencies where the PLL will lock-in 
within one single-beat note between the reference and output frequencies. 
m Pull-in time TI, ck - time taken to pull in to lock 
A 
Fig 2.6.3 - Graphical representation of PLL parameters [27]. 
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Although the PLL would lock-in within the wider frequency range of ACOH, fast and 
reliable response is guaranteed only withinAco, . Widening this range 
is normally not 
achievable without disturbing the stability of the PLL. Later in sec 2.9, a method is 
proposed to widen the lock-in range whilst maintaining system stability. 
2.7 - PLL design 
The design procedure is initiated by analysing the requirements of a PLL for inverter 
grid synchronisation. The criteria are: 
1. Synchronisation to both phase and frequency 
2. Zero steady state error in the control loop 
3. Minimum overshoot for a typical rate of frequency change of I Hz/sec [ 15 
4. Minimum settling time -pull-in time 
5. Adequate spectral purity (low THD) of the VCO generated sine wave- essential 
since it acts as the inverter reference 
6. Good distortion suppression characteristics. 
7. Loop dynamics insensitive to the input signal amplitude 
8. Prohibition of free running mode. i. e. if locked out then the reference should be 
inhibited 
In the design of the PLL, which is to follow, an attempt is made to satisfy all the criteria 
listed above. To start with, the centre frequency is set at 50 Flz (coo= 314 rad/s) and 
Lock-in range at Afo =± 2Hz. Initially a pure sinusoid is used as the input to the I'LL to 
evaluate its lock-in properties. Measured amounts of distortion will be added later in sec 
2.11 when filtering properties of the PLL are analysed. 
2.7.1- Choice of loop filter 
It is clear that the order and the type of the filter would have direct effect on the 
dynamics and filtering performance of the PLL. A Is' order lag type filter (I 
+1T. S 
) is 
initially used to evaluate the performance of the PLL. Referring to fig 2.6.2 the transfer 
function of the feedback system is derived as: 
O'(s) 
O'(s) 
2 
co 
n 
t, 
2 2+C 
s 
This represents a typical second order oscillatory system, where 
(2.7.1) 
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CO 
n- natural frequency of oscillation 
ý- damping factor 
X, 
and, oi n (2.7.2) 
Kd. K I c 
2. T. Kd*Kc 
(2.7.3) 
ý=0.707 is chosen throughout the design as it is the proven value for optimally tuned 
2 nd order systems. 
Using the approximate formula in[27], lock-in range is expressed as 
Aw 2. ý. ct) (2.7.4) Ln 
for a 4Hz lock-in range co,, is found to be 17.77 rad/s 
Refering to fig 2.6.1 VCO gain is found as: 
-1 -1 Kc = 2; r = 6.28 sec N (2.7.5) 
In a conventional PLL Phase discriminator gain Kdis affected by the amplitude gain of 
the input signal. For ease of calculation, Kdwas set to unity, whilst in simulation, a 
variable loop gain KL was used to obtain the desired dynamic response. Finally, 
substituting the values determined above in (2.7.2), the filter time constant r was found 
to be 0.01985 s. 
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2.7.2 - Simulation results. 
Limitation and operational characteristics of the PLL, is studied simulating the 
mathematical models derived. The Simulink environment provided by Matlab forms a 
flexible and a user-friendly platform to complex system simulations. The simulation 
model of fig 2.7.1 was developed incorporating elements from the extensive library 
available in Matlab/Simulink. 
VC0 output 
out 
Fig 2.7.1 - Simulation model of a second order analogue PLL - Matlab-Simulink model. 
A variable frequency input is used to simulate waveforms with step frequency change. 
Since the phase angle, 0 is the time integral of angular frequency co (i. e. 0= fco. dt ), a 
step change in frequency (A co) is a ramp change in phase. Consequently the reference 
signal is given by 
U, o. s in [col. t+ (A co). t] (2.7.6) 
Fig 2.7.2 shows a section of simulated waveforrns depicting the PLL's synchronisation 
initially to a 50 Hz signal and then to a 52 Hz signal at 0.17 s. After an initial transient 
the PLL output locks on to the 50 Hz signal with zero steady-state error. However the 
imposed frequency step of 2 Hz at 0.17 s causes a transient and continues to be locked 
in frequency but not in phase. 
27 
Chapter 2- Grid synchronisation 
0.4 
0.2 phase error 
0- -0.2 
-0.4 
-O. S 
0 0.05 0.1 0.15 0.2 0.25 0.3 
Time, sec 
transient process of 50Hz steady- transient process of 52Hz steady- 
state of Ot f 
50Hz 52Hz 
Fig 2.7.2 -I st order PLL output (blue) initially synchronised to 50 Hz sine input (red), 
and then to 52 Hz. Note the steady state phase error. 
The steady-state phase error is due to the order of the loop, which is one, since there is 
only one integrator in the loop, i. e. the VCO. It is important to note that if zero steady- 
state error in phase is to be achieved then the order of the loop needs to be increased at 
least to two. This will guarantee zero phase error in steady-state for zero-order 
frequency steps (Aw). If the same is to be true for higher order time derivative 
frequency fluctuations of order up to n, such as: 
d(Aw) d'(Aw) d"(A oo) (A w ). t, dt dt 2 dt " 
then the system order should at least equal to (n+ I). 
For grid applications, zero-order frequency step is considered adequate to reflect the 
voltage of a reasonably stiff grid. Consequently a PI filter is chosen as the loop filter, 
resulting in a2 nd order control loop. However it is noted that in a weak grid (e. g., stand 
alone power systems as diesel/turbo generators) where there is potential for higher order 
frequency fluctuations, a tracking error is expected. Increasing the loop order is not 
always desirable as it will incur oscillatory transient response and would affect stability. 
Therefore more complex control techniques (such as predictive methods [I I]) would be 
required in such situations. 
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2-7-3- PI flIter design. 
We now consider the design of the PI filter of the type 1+ "2 to be used instead of the 
STI 
I St order lag type filter used in the previous design. This now yields a closed loop 
transfer function: 
02 (S) 2. ý. cv s+ co 
2 
nn- (2.7.7) 01 (S) S2 + 2. ý. cv, 
2 
, -S 
+ On 
Again using standard formulae [27], 
Co" = 
Ad. KKL 
(2.7.8) 
'r I 
(2.7.9) 
Where co, ý, KD and K, were established as described in sec 2.7.1. Loop 
gain, KL "::: 0* 172 V/rad was found for an optimally tuned loop with an input signal of 
amplitude unity. The criteria of optimality were minimum transient time and dynamic 
error. Then by substitution in (2.7.8) and (2.7.9), PI filter parameters are determined 
as: z-, = 0.0034 sec, T2 = 0.079 sec. 
2.8 - Real- time PLL implementation. 
Now the PLL model derived will be converted to the discrete domain before its 
implementation in real time. Descretizisation of the analogue models of the PI filter and 
VCO were done using backward Euler'S method [3 6]. This method was preferred due to 
its simplicity and reduced computational load when implemented digitally. Full model 
of the digital PLL (DPLL) is shown in fig 2.8.1. 
A TMS320C31 DSP provided the ideal low cost rapid prototyping platform for real- 
time testing of the PLL algorithm. The code written in C was compiled and downloaded 
to the internal RAM of the DSP. The ISR code was executed in 19 P s, at 10 kHz 
sampling frequency. Signal acquisition and monitoring was conveniently done via an 
Analogue Interface Circuit (AIC) TLC32040M [29] built-in to the DSP. The AIC 
consists of a 14-bit ADC and a DAC coupled through programmable anti-aliasing and 
reconstruction filters[30]. Details of hardware interface are shown in fig 2.12.1 in sec 
2.12. 
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Loop gain, KL is a variable introduced to the discrete control loop in order to obtain the 
desired response. This value does not equal to the loop gain used in the simulation 
model due to various other gain values involved with real time implementation. 
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2.8.1 - Gain loss with signal amplitude. 
A drawback of the standard PLL is that, whilst tracking the phase/frequency of the input 
waveform, its signal amplitude remains a function of the loop's natural frequency Co" 
(2-7.2,2.7.8). Hence a dip, over-voltage or an unbalance in the line voltage would 
change loop dynamics. To avoid this, a method was proposed in [27] utilising the 
Hilbert Transform Phase Detector. The key element in this PD is a Hilbert transformer, 
a special digital filter whose output is shifted by 90', and unity gain is maintained at all 
frequencies irrespective of the input signal's amplitude. However the implementation of 
this filter does not occur without a penalty on the computational load due to the 
increased number of trigonometric calculations involved. A more simple yet an 
effective solution is used in this work where the input U, (t) is clipped at unity, thus 
maintaining loop dynamics at pre-defined levels. By virtue of this operation, the PLL 
only locks on to the fundamental component of the trapezoidal input signal. 
Synchronising tests are done on the final DPLL design for a 50 Hz sinusoid with 2Hz 
frequency step change is shown in figs 2.8.2 and 2.8.3. The pull-in time is in the order 
of I sec. 
- 
Time. sec 
Fig 2.8.2- PLL output (trace 2) at 
steady state synchronised 
to a 52 Hz input (trace 1) 
ct 
1-1 
VQ5 
............ 
II "I III 'i II 
II 
Time. sec 
Fig 2.8.3- Corresponding loop 
transient. 
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2.9 - Loop optimisation - spectral purity vs. dynamic performance 
Having investigated steady state and dynamic performance, now the link between PLL 
dynamics and spectral purity is analysed. Baker et al in [31] suggests that the 
synthesized reference waveform with THD% ten fold less than the value of the expected 
inverter output is deemed to have lesser effect on the overall distortion of the inverter 
power output. Therefore it was believed that a study of the waveform distortion 
mechanism in the PLL was required, and where possible, device methods to improve its 
spectral purity. 
As was mentioned earlier the output of the PI filter is never ripple free. Depending on 
the amplitude of the residual ripple embedded in the VCO input, the synthesised 
sinusoid will include harmonic/ inter-harmonic distortion. On the other hand small 
overshoot and settling time are vital for PLL dynamics. Poor dynamic performance 
would result in undesirable power flow oscillations between the inverter and the grid. 
Since PV inverters in grid connected mode are not designed for bi-directional power 
flow poor synchronisation dynamics could lead to hazardous dc-link voltages triggering 
inverters to trip-off, reducing the supply of converted power. Moreover overvoltage 
fluctuations would reduce dc-link capacitor lifetime. 
An obvious solution to decrease transient time is to increase the loop gain. A typical 
real-time example is shown in fig 2.9.1 where the lock-in time is reduced Erom 4.5 s to 
1.5 s by increasing the loop gain from 0.8 to 1.2. This however has clearly deformed the 
synthesised sinusoid due to excessive ripple amplitude in the VCO input. This reflects a 
classical control problem. Both superior filtering and dynamic response are 
simultaneously unachievable since they are mutually dependant within the control 
system. Therefore the dependency should be de-coupled. 
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Loop gain = 0.8 Loop gain =_ 1.2 
a- Trace I- PLL output 
Trace 2- PLL input 
VU5 
b- PLL dynamic response (VCO input) 
OdB 
tL RUN 
......... ........ ................ ........... 
..... ........ ..... ........... . ........ ................... 
u It 11 lw I 
...... . ... ... I .......... ........ . 
... . ... .... ......... ........ ....... 
50. 
ýB 
H2 f2 (F2-) = li5'0.4 Hi Lf T2) 99.61 Hz 
OdB 
fft( 1) ý--244 Hz 488 Hz ýE RUN 
........ 
....... . ........ ......... ......... 
........ ......... ......... 
........ ........ ....... ........ ........ ....... 
c- PLL output harmonic spectrum 
Fig 2.9.1 - Effect of loop gain, KL on the PLL performance - 
without VCO pre-filter. 
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2.9.1 - Modified PLL (mPLL) approach. 
In order to reduce the effect of the loop gain, both on loop's dynamic and filtering 
properties, a 1" order pre-filter of the type 
+IT. S 
is introduced before the VCO in the 
real time DPLL. Backward Euler method is used to descretisize the filter, and is 
included as shown in fig 2.9.2. 
Fig 2.9.2- Modified PLL (mPLL) with VCO pre-filter. 
Care has been taken when choosing the filter's cut-off frequency. Higher values reduced 
ripple attenuation, while lower values resulted in a sluggish response. A cut-off 
frequency of 2.65 Hz (corresponding r=0.06s) was found through real-time tuning to 
give an optimum loop response. Figs 2.9.3 and 2.9.4 show the effect of the pre-filter (PF) 
on the VCO input signal when the PLL is locked into a 50Hz input. 
uvs b 
". - """. " ". "". """ 
.......... I:: I 
Fig 2.9.3 - VCO input signal, without 
the pre-filter. Loop gain 
KL= 1.2 
vus b 
........ . ........ 
..... ....... 
Fig 2.9.4 - VCO input signal, with the 
pre- filter with 2.65Hz cut- 
off frequency. Loop gain 
KL=1.2. 
Comparing figs 2.9.3 and 2.9.4 it is clear that the residual ripple at twice the line 
frequency is effectively attenuated. 
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2.9.2 - Effect of VCO pre-filtering on mPLL performance. 
Further tests were done to establish the effect of loop gain on the MPLL output spectral 
purity and settling time of the lock-in transient. The results are shown below in figs 
2.9.5 through 2.9.8. 
No pre-filter with pre-filter 
gain = 0. 
a -loop transient 
PLL output (trace 1) synchronised to 
input (trace 2) 
OdB 
111- lillyl V Irl 1 11? 11H TV IIIýIII 
.......... . ....... 
FI(M 50.78 Hz f2(F2) 150.4 H2 8f(F2) 99.61 1 
fft( 1) r-244 H2 488 Hz +I STOP 
... ... .... 
................ 
fl(F2ý 50.78 Hz f2(F2) = 150.4 Fe 8f(F2) = 99.61 Hz 
put harm 
Fig 2.9.5 - Effect of VCO pre-filtering on PLL 
performance - loop gain = 0.8 
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No pre-filter with pre-filter 
Loop gain = 1.2 
. 005 
a -loop transient 
b- PLL output (trace 1) 
synchronised to input (trace 2) 
200-, ; -O. Uos ZQUj/ I't SUP 
p 
............ 
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le, "I, 
... . ........ ... 
........ . ..... 
................ . 
................. 
.... ......... . 
......... .. 
........ 
..... ....... 
....... ....... 
OdB 
FICF2) 50.78 H2 f2(F2) = 150.4 H2 6f(F2) 
c -PLL output han-nonic spectrum 
Fig 2.9.6 - Effect of VCO pre-filtering on PLL 
performance - loop gain = 1.2 
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No pre-filter 
Loop 2ain = 2.2 
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a- loop transient 
b- PLL output (trace 1) 
synchronised to input (trace2) 
OdB 
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........ .... 
. ........ ......... 
WON 
c- PLL output harmonic spectrum 
Fig 2.9.7 - Effect of VCO pre-filtering on PLL 
performance - loop gain = 2.2 
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No pre-filter with pre-filter 
Loop gain = 3.2 
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a- loop transient 
VV5 
Time- sec 
bUVý i. uuv 10 (YS"/ 
....... ... 
....... ......... 
I 
. Aj.. ý ý. ý.. ý. ý: ý.. j j. I .. i \ýI 
OdB 
Time. sec Time. sec 
b- PLL output (trace 1) 
synchronised to input (trace 2) 
fýtc 1) ; --244 H2 488 Hz fE RUN 
;Ir; 7' )) - qn 7A W7 P? (;, ý) -1 C4) 11 W7 Af(F? ) = qq-Fl H, 
c- PLL output harmonic spectrum 
Fig 2.9.8 - Effect of VCO pre-filtering on PLL 
performance - loop gain = 3.2 
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The loop transient corresponds to a typical 3rd order system behaviour, as expected. The 
inclusion of the VCO pre-filter has reduced the steady state ripple to the VCO. The 
above results are summarised and shown below in figs 2.9.9 and 2.9.10. 
PF - pre-filter 
25 
20 Owith PF 
15 Owithou 
10 
5 
0 without PF 
0.8 1.2 2.2 3.2 
with PF 
loop gain, KL 
Fig 2.9.9 - Loop gain vs. THD% 
5 
4 Owith PF 
Nwathout PF 
3 
2 
0 
0.8 1.2 2.2 
without PF 
3.2 with PF 
loop gain, KL 
Fig 2.9.10 - Loop gain vs. settling time 
As seen from the plots above, using the mPLL approach, signal spectral purity and the 
loop dynamic response are virtually independent from the loop gain. Thus two key 
objectives have been met through the proposed PLL modification: 
1. Optimum performance through better filtering and dynamic response. 
2. Loop tuning made easier by only varying the loop gain. 
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The optimum value of loop gain was 1.2. Finally, the table below surnmarises the key 
parameters of the mPLL. 
Table 2.1 - mPLL parameters 
Static parameters Dynamic parameters 
Settling time for 2 Hz step 
Lock-in range AwL = 2.27Hz T 1.2 sec settle 
Hold-in range AwH =oO 
Maximum tolerable rate of change of 
frequency Aimax = 6.95Hz/sec 
Synthesised sinusoid THD = 0.925% 
Steady state control error -- 0 
Table 2.2 - mPLL control loop parameters 
PI filter Tj 0.0034s 
T2 0.079s 
VCO pre-filter T 0.06s 
sampling time T, 0.0001 s 
2.10- Lock-in detection. 
Accurate detection of grid synchronisation is central to improving the reliability of the 
inverter operation. While false lock-ins could effect the smooth flow of power spurious 
and frequent lock-outs will reduce the supply of converted energy to the grid. For this, a 
fully digital Lock-in detector is designed and included in the main mPLL code. The 
functional algorithm of the detector is described mathematically as follows: 
Referring to fig 2.6.1, if the input signal UI(t) is shifted in phase by 90' (denoted by 
U (t)) as and multiplied by the output U2 W to give: 
U22=U'I(t)-U2(t) Ulo-COS (031-t + 01). U2O-COS «-02, t + 02) 
UIO 
- 
U20 
. 
[COSROJI 
+OJ2)t+(Ol +02)]+COSI(ol -C02)t+(Ol -02)11 
2 
When in lock (i. e. co, ýý C02 and 01 ýý 
02 )low-pass filtering (2.10.1) would suppress the 
first COS component and yield: 
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lock ý 
ýý10*U20 
. 
[COS(0)]--2: UIO. U20 (2.10.2) 
2 
This pseudo DC valueUlock is then compared with a threshold values Ti and T2(T2> Ti) 
such that: 
If Ulock ý! T, and ul, ck :! ý T, thenU3 -": 
0 i. e. inhibit inverter. (2.10.3) 
It is expected that Ulockwould always contain some ripple and the degree of its 
attenuation is related to the low pass filter time constant. Whilst a lower time constant 
would yieldUlockfree of ripple the lock-in process would be delayed. Therefore it is left 
to the user to adjust the filter time constant to achieve a compromise between lock-in 
time after detection and accuracy. For the given case threshold window was set between 
0.6 and 1.2 whilst a delay of 2 ms was used to avoid nuisance lock-outs. Functional 
block diagram of the Lock-in detector is shown in fig 2.10.1. 
+- 
2 
------------------------- I 
Ul 
U22 
. jrid 
, 51gnal 
--------------------------- 
; (IV 
LPF 
delav 
ILF 
Comparator 
U2 
PLL P_ sin 4_ý I Sync. U output Output 3N 
-------------------------- inhibit 
------------------------- 
Lock-in detector 
1(01 
Lock-in 
indicator 
Fig 2.10.1 - Block diagram of Lock-in detector realisation. (LPF - low pass filter). 
The functionality of the lock-in detector is further exploited for passive islanding 
detection and inverter mode selection as shown in sections 6.4.2 and 6.4.3 in the 
prototype inverter. 
2.11- Synchronising in the presence of noise 
Up to this point the mPLL was fed with an uncorrupted sinusoid. However, this does 
not reflect an actual grid voltage signal, which normally would include various types of 
distortions generated by numerous sources. Therefore the mPLL design needs to be 
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investigated for immunity different types of grid disturbances. This is done in three 
stages: 
1. Developing an accurate grid distortion model and validating it via simulation. 
2. Real-time implementation of an Arbitrary Waveform Synthesiser (AWS) based 
on the dynamic grid distortion model. The AWS is used to test the mPLL. 
3. Testing the mPLL on a purpose built controllable artificial grid. 
As reported by Valiviita in [9] harmonics, inter-harmonics, interference, flicker, 
commutation notches, voltage spikes and dc component typically distort a practical grid. 
Weidenbrug et al in [12] extended the above concept to develop a mathematical model 
of a distorted grid voltage given below. 
fundamental 
Grid component 
with 
signal amplitude 
normalised 
to unity 
10% P 
harmonic 
of phase 
shifted 
by 
3.7r 
2 
8% 5 th 
harmonic Band 
phase + limited 
shifted by white 
2; T noise 
Commutation 25% 
notches and + DC 
voltage spikes offset 
(2.11.1) 
This model is used as the basis for the development of an Arbitrary Waveform 
Synthesiser (AWS) detailed in the next section. A schematic of the noise model in 
Matlab/Simulink shown in fig 2.11.1 was used as the base for the AWS. 
S 
fL 
3n 
5t 
ban 
dc offset 
a 
Fig 2.11.1 - Distorted grid podelled in Matlab-Simulink. 
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When consdering distortion of a sinusoid, particularly in the zero crossing region, major 
contributors are voltage spikes and notching. Spikes are a result of high frequency 
switching across parasitic capacitance, otherwisw known as dV noise. Fig 2.11.2 At 
shows a Simulink model of a voltage spike/notch generator based on a RC circuit model. 
JuInj 
ýý 
d u/dt F-*"-o-ultl 
Pulse Derivative2 
pjý-_Pýýr --*Fý Generatorl 
Lb== 
fJ 
width ýroduct L-- Scopel 
du/dt 
Derivativel 
Step 
Fig 2.11.2- Voltage spike model simulated in Matlab-Simulink. 
Spike width was set to 600 gs [six times the sampling period, T, =100gs], which is 
reported to be the worst case duration of a commutation disturbance in power systems 
[ 11 ]. Spike length and randomly occurring voltage notch depth were set respectively to 
150% and 60% of the fundamental line voltage. Notching is normally sourced by 
switch-mode power devices connected to a weak supply. Fig 2.11.3 shows a simulated 
waveform of distorted grid voltage which resembles a worst case scenario. 
3 ----------------- --------------------- 
41-V 
---- --- ---- 
Fig 2.11.3 - Simulated distorted grid voltage using Matlab-Simulink model of 
fig 2.11.2. 
2.12 - Arbitrary Waveform Synthesiser (AWS) - Design and implementation. 
Since commercially available signal generators were neither readily programmable nor 
flexible enough to accommodate the grid distortion model, it was decided to design and 
build an AWS to test the mPLL with programmable real-time grid distortions. The aim 
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of the design was to generate low voltage arbitrary real-time signals simply by including 
the necessary difference equations in the algorithm. The distortion model in (2.15) was 
descretisized and implemented in the AWS as: 
noiseout(k)=(0.1). sin 2. z. 3. f. 
k+ 
(0.08). sin 2.; r. 5. f0. 
k+ 
;7+ Spu, (k) + Snotch (k) + 0.2 5 
111- 
fs fs 
(2.12.1) 
where, 
fo frequency of the fundamental voltage component 
fs sampling frequency 
q- band limited white noise 
and the Spike generator model: 
Sp 
out 
(k) - 
Wspike 
T, + Wspike 
o [Sp,,,,, (k - 1) + Sp i,, (k) - Sp i,, (k - 1) 
] (2.12.2) 
where, 
Spout (k), Spout (k - 1) - present and previous sample values of the spike generator output 
Spi, (k), Spi, (k - 1) - present and previous sample values of the square wave input 
Snotch -output of the notch generator 
Wspike - spike width 
sampling time 
The equations were coded in C to be compiled and downloaded to a separate 
TMS320C31 DSP platform. The serial port in the DSP was configured to communicate 
with the 14-bit DAC sampled at 10 kHz to produce the synthesised signal. 
The present application is based on the distortion model in [12]. The AWS can readily 
be programmed to synthesise other dynamic distortion models expressed in difference 
equation form. 
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Fig 2.12.1 - Picture of the PLL - AWS experimental set-up 
Fig 2.12.2- Experimental set-up to test the PLL using the AWS. 
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A typical output from the mPLL locked in to the fundamental component of the AWS 
generated distorted signal (trace 1) is shown in fig 2.12.3. The frequency deviates -t2 Hz, 
modulated by a square wave. 
2 
........... 
............ ...... 
L7, 
.......... ........ ........ .... .... ...... 
VavgCl)=264.6mV 
O. UU5 lu. 
. 1i . 
......... 
I...... I1II 
Fig 2.12.3 - mPLL locked (trace2) on to an AWS synthesised 
signal (trace 1). 
2.13 - Tests on an artificial grid. 
Although the operation of the mPLL was tested for artificially generated waveforms, 
their intended mode of operation is to a real grid. To demonstrate this, a 415V three 
phase 50 Hz artificial grid was built in the laboratory. A Mentor 11 DC drive unit with 
phase controlled rectification connected to a 30 Q load bank sourced harmonic and 
notch type distortions to the artificial grid. Severity of notching was increased by 
increasing series inductance, weakening the artificial grid. A detailed description of the 
experimental setup is included in Appendix-A. Figs 2.13.1 through 2.13.2 show the 
mPLL locked in to the distorted artificial grid. 
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I I-Uuv 2 5. DOV 
. 005 10 I. UUY ý. Vvy UV5 lu 
... ......... ..... ..... 
Fig 2.13.1 -mPLL locked on to artificial 
grid with no weakening. 
Fig 2.13.2 -mPLL locked on to a partially 
weakened artificial grid. Lgrid = 5mH 
Trace I- mPLL output, trace 2- artificial grid voltage 
Fig 2.13.3- mPLL locked on to a weak 
artificial grid. L grid 10 mH 
Despite the grid weakening the m. PLL remains locked, validating its immunity to severe 
grid noise. 
2.14 - Additional PLL based features. 
As information of amplitude, phase and frequency data of the grid voltage and the 
reference is available through the PLL, more features to enhance the GO operation can 
be included in the control algorithm. Two such features are reactive power control, and 
passive anti-islanding detection. Details of implementation and test results were only 
available with the completion of the prototype inverter, and are included in chapters 5 
and 6. 
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2.15 - Chapter conclusions 
The chapter has demonstrated the suitability of a DPLL with proposed modifications for 
inverter grid synchronisation. DPLL code is compact, modular and requires less 
computational requirements compared to other digital filter algorithms. Modifications to 
the conventional PLL are proposed in the following areas: 
PLL dynamic performance 
Spectral purity of the synthesised waveform 
Immunity to severe grid noise 
Reliability of lock-in 
A step-by-step approach to PLL design is presented. The behaviour of the loop was 
studied through simulation and verified in real time. 
PLL dynamics and the output waveforin spectral purity are inter-linked through the loop 
gain, which makes tuning a difficult task. The two were decoupled by pre-filtering the 
VCO input which not only simplified loop tuning but significantly improved both the 
dynamic and filtering properties of the DPLL. The achieved performance (1.2 sec 
locking time for a 2Hz step) is deemed adequate for reasonably stiff grids, where the 
maximum change in frequency is ±I% and its rate of change 1 Hz/s [ 15 ]. The obj ective 
of the DPLL design was to lock-in to a fairly distorted grid voltage with good dynamics 
and zero steady state error. For applications where faster lock-in time is required (as in 
parallel connected inverter systems) ZCD method is more suited where lock in is 
possible within half a cycle (10 ms). However in this case the noise immunity would be 
less than that of a PLL technique. 
Spectral purity of the mPLL synthesised waveform is crucial since it is directly used as 
the reference to the inverter control. HarTnonic/inter-harmonic distortion was found to 
be a result of residual ripple in the VCO input due to inadequate filtering. Moreover, if 
loop gain is to be increased to reduce lock-in time, the loop bandwidth would also be 
increased, compromising ripple attenuation at the VCO input. The effect was mitigated 
by pre-filtering the VCO input. Finally THD of the locked reference sinusoid was 
measured to be 0.925%. 
A discrete arbitrary waveform synthesiser (AWS) was designed and built using a 
comprehensive distortion model described in [12]. Immunity to grid noise was 
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established by testing the mPLL first with the (AWS) and then to an artificial grid 
(details in appendix-A). Adequate performance was observed under worst case noise 
conditions. 
An effective digital lock-in detection scheme is implemented to improve reliability of 
grid synchronisation. The method is based on a delayed level detector acting to avoid 
nuisance trips, lock-outs on excessive PLL output oscillation and free-running mode. 
The mPLL by default guarantees inverter operation at unity power factor. However 
reactive power control is added to the existing algorithm as an added feature. 
Experimental results are shown using a 3-level GO is given in sec 5.17 of chapter 5. 
Another feature, i. e. passive anti-islanding detection is implemented in sec 6.6.2 of 
chapter 6. 
Findings in this chapter are not limited to GCls, but can be used for wider applications 
such as unified power controllers, series/parallel power conditioners and flexible AC 
transmission systems (FACTS). 
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Chapter 
3 
Direct look-up table (DLT) based 
sine reference synthesis 
In the previous chapter, the importance of the spectral purity of the PLL generated 
inverter reference sinusoid was emphasised. A step further is taken to investigate issues 
related to sine reference synthesis principally through the Direct Look-uP Table (DLT) 
method. The analysis of this problem has been inspired mainly by undesirable effects of 
low frequency distortion in inverter driven systems (GCIs, variable frequency drives, 
UPS) and the need to investigate the underlying causes. In the majority of the cases, 
sources of these effects are reported to be associated with inverter control, 
measurements and device non-idealities. However the importance of the spectral purity 
of the inverter reference has not been addressed. 
The problem of precision waveform synthesis has often been addressed and researched 
in communications, acoustics and speech recognition [39], [40] and [41]. Nonetheless 
the implications of this in the context of inverter power quality have not been 
investigated despite it being a central element in almost all power inverter algorithms. 
Hence the analysis and derivations obtained in this chapter is a novel contribution to 
distortion free reference waveform synthesis of inverters, particularly those based on 
low cost microcontrollers. 
The work done in this chapter was published in IEEE Transactions on Power 
Electronics, vol 18, No 6 in November 2003 under the title "Elimination of 
subharmonics in direct look-up table (DLT) sine wave reference generators for low-cost 
microprocessor controlled inverters". 
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3.1 - Digital reference waveform synthesis in inverters. 
In the widely used PWM scheme for single/three phase inverters, it is normal to 
compare a reference sinusoid with a triangular carrier wave to generate switching 
signals for the inverter bridge. Techniques of sine reference generation are well 
documented [42], [43] and detailed analysis of these techniques are not covered for 
reasons of space. Comparing these methods, the DLT method has been shown to 
provide a good compromise between efficiency and accuracy. Therefore this method is 
yet by far the most commonly used method for reference waveform generation in 
inverters, particularly those employing low-cost microcontrollers. 
Common to all those methods are three main criteria which are fundamental to the 
reference waveform synthesis problem, namely, 
I- Waveform quality 
2- Run-time efficiency 
3- Allocated memory 
This chapter investigates distortion of an inverter reference waveform generated using 
a DLT algorithm. The sources of various distortion components are identified and the 
implications for application to variable speed drives and grid connected inverters are 
described. Harmonic and subharmonic distortion mechanisms are analysed, and 
compared with experimental results. Occurrence of subharmonics, their number, 
ftequencies and maximum amplitudes are found through analytical derivations. A 
relationship is established identifying a discrete set of synthesizableftequencies which 
avoid sub-harmonic distortion as ajunction of look-up table length. A practical method 
to calculate look-up table indices, based on finite length binary representation, is also 
presented. Real time experimental results are presented to verify the analytical 
derivations. The findings of the investigation are deemed useful in allocating reduced 
size look-up tables producing reference sinusoids with minimum distortion levels 
particularly in the subharmonic region. 
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3.2 - Harmonic distortion of reference waveforms. 
3.2.1 - Sources 
Given the wide spread use of the DLT technique, further insight into possible sources of 
distortion is required to find means to mitigate them. Three main factors are found to 
influence the harmonic content of a waveform synthesized via the DLT method. 
m Finite word length of the table values: 
This affects the vertical quantisation of waveform samples [39]. Processors with 
adequate word length (24 or 32 bit) reduce the error to a very low level. Grant et al 
in [44] reports a detailed analysis of this for shorter word lengths. 
Effect of table length N. - havin an overall effect on the waveform and is treated in 11 9 
sec 
0 Non-uniform sampling effect: Caused by table index truncation and is the most 
significant source of distortion which is treated in sections 3 and 4. 
3.2.2 - Implications to drives and power systems. 
Two main areas where distorted waveforms from inverters cause problems are variable 
speed drives (VSD) and GC1s. In VSDs a sinusoid with varying frequency is required 
as a reference to the inverter. Harmonically distorted reference waveforms would 
obviously deteriorate the quality of output power feeding the motor. As a consequence, 
increased heating in inverter fed machines would lower efficiency and decrease 
operational life. Another problem caused by harmonics is torque oscillations in 
machine shafts. In multi-mass drive systems with low damping, torsional resonance 
could lead to fatigue and shaft breakage. Yakamini in [45] reports where an 
interharmonic of 350 kW was responsible for fatigue failure of a 775 MVA Kramer 
drive. 
Harmonics produced by GCIs are known to excite resonance and cause overvoltages/ 
overcurrents, accelerating thermal ageing of insulation in devices connected to the grid. 
A more significant problem is caused in power systems by sideband frequency 
components occurring below the fundamental (subharmonics). Modem line 
transformers (especially armophorous core type) with high levels of permeability are 
very susceptible to even small levels of DC [50]. Therefore DC and low frequency 
components injected to the grid will result in line transformer saturation. 
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Current standards limit DC currents injected to the grid to, 20 MA [1]. It is reasonable 
to assume that, as the number and power ratings of grid-connected inverters increase, 
the damage caused by low amplitude current subharmonics will also be multiplied. 
3.3 -Direct Look-up Table (DLT) Method. 
In this section, a detailed description of the DLT method is presented before proceeding 
to determine its limitations. Assuming a table of N values of a complete sine wave cycle 
with an angle resolution 2-z is stored in memory. The sinusoidal waveform is generated 
N 
by accessing the table at a given ratefs Hz. The frequency of the synthesised waveform 
is determined by the amount (A) by which the table index is incremented in each sample 
period. Suppose the table index is accessed in increments of A at the rate offs Hz. This 
would produce a sine wave of fundamental frequency 
fo = 'ý"fs Hz, 
N (3.3.1) 
The maximum value of this is bounded by N12, which is the limit of A to avoid aliasing. 
Then the synthesized waveform is a set of discrete values, given by: 
2. ý X (n) = Sin 
10+ 
int( n. A). Nr 
(3.3.2) 
Although A is in general a real number, the actual table index used must be an integer. 
The effect of the resulting truncation of A is analysed next. 
3.3.1 - Non-integer A implementation. 
The phenomenon is best described using a case of an inverter sourcing power to a grid. 
The synchronised inverter will be prone to grid frequency fluctuations, typically of 
± 2%. The synchronisation device (say a PLL) determines the grid voltage frequency 
and demands a sinusoidal reference to be generated via the look-up table. However, 
since the table access algorithm can only work with integer index values, a truncation of 
A will be done to the nearest whole number. Therefore, table values will be clocked out 
with a non-uniform phase increment resulting in a harmonically distorted sinusoidal 
waveform. Table 3.3.1 and fig. 3.3.1 show a case where a look-up table is accessed in 
non-integer increments. Truncated index column shows the effect of non-uniform 
sampling due to the non-integer A value. 
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Table 3.3.1 - Table look-up simulation forfo = 52.082 Hz, 
fs =666.6 Hz, N= 16, A= 1 . 25. 
Time 
sec 
Ideal 
index 
ideal 
value 
Truncated 
index 
Truncated 
value 
absolute 
error 
0 0.00 0 0 0 0 
0.0015 1.25 0.471396 1 0.382683 0.088713 
0.003 2.50 0.831469 2 0.707106 0.124363 
0.0045 3.75 0.995185 3 0.923879 0.071306 
0.006 5.00 0.92388 5 0.92388 0 
0.00751 6.25 0.634395 6 0.707108 0.072713 
0.009 7.50 0.195093 7 0.382686 0.187593 
0.0105 8.75 -0.290282 8 0.000003 0.290285 
0.012 10.00 -0.707104 10 -0.707104 0 
0.0135 11.25 -0.956939 11 -0.923878 0.033061 
0.015 12.50 -0.980786 12 -1 0.019214 
0.0165 13.75 -0.773013 13 -0.923881 0.150868 
0.018 15.00 -0.382688 15 -0.382688 0 
0.0195 0.25 0.098012 0 0 0.098012 
0.021 1.50 0.555565 1 0.382683 0.172882 
1 0.0225 1 2.75 1 0.881918 1 2 0.707106 0.174812 
1 
1.25, fo=52.08281 Hz, f, =666.666Hz, N=16 
-Ideal wavqform 0 ook-up table output 
4» 0.5 
01 
-0.5 
A 
-1.5 
0.005 0.1 0.015 0.02 0.1 )25 
time, s 
Fig 3.3.1- Comparison of simulated waveforms for a non- integer A 
value. 
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3.3.2 - Analysing the non-uniform sampling effect. 
Referring to Table 3.3.1, it is observed that frequencies which result in non-integer A 
values produce the effect of non-uniform sampling of a sinusoid. The effect can be 
understood if A is decomposed to an integer and a fractional part [46] as: 
A= W+ 
L I 
M- 
(3.3.3) 
where WL, Mare integers and L, Mare relative prime numbers (i. e. no common factors) 
for the case in table 3.3.1: A=1.255 W=I, L=I, M=4 
Table 3.3.1 also shows that the truncated index coincides with the ideal index with a 
period of M samples (or in AFfs secs). This interesting observation explains that, as M is 
increased, the frequency of the output samples being equal to that of the ideal waveform 
becomes less, thus increasing the level of distortion of the synthesized waveform. The 
distortions manifest itself in the form of different frequency components which can be 
split into 4 groups, defined in table 3.3.2. 
Table 3.3.2- Different frequency components 
Harmonic f=h. f,, h, integer> 0 
DC f= 0 f=h. f,,, h=O 
Interharmonic f :?, - h. fo h, integer >0 
Subharmonic f> 0 and f<fo 
where f,, - fundamental frequency component and h- harmonic number 
3.3.3 -Distortion measurement. 
Due to the different types of distortions occurring in the wavefonn neither SNR nor 
THD (where only harmonic components account for waveform distortion) is suitable as 
a measure. Instead the concept of total distortion (TD) was formulated and used to 
account for distortion in the reference waveform. TD is defined as the ratio of the sum 
of powers of all distortion frequency components to the power of the ftindamental 
frequency. Formulated as: 
222 
TD = 10.1ogio 
I(Aharmonic_+ Ainterharmonic + Asubharmonid 
A2 
dB (3.3.4) 
0 
A denotes the amplitudes of various frequency components 
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Jenq in [39] derived a formula describing SNR as a function of M and N. The formula is 
modified to accommodate TD instead of SNR to measure the quality of the signal. 
TD = 10 log 10 
1- jAo (M, N) 12 (3.3.5) 
jAo (M, N )12 
1 
[sin(; r/]V) (; rlM. N)_ where 14, (M, N)l =[(; 
r/]V) 
I 
--sin (zlM. N) 
] 
(3.3.6) 
is the amplitude of the fundamental component 
Substituting M=I, i. e. for an integer value of A, 
IA (1, N )1 2=1 (3.3.7) 
This verifies that distortion due to non-uniform index sampling in the synthesized 
waveform. is not expected for an integer value of A. 
3.4 - Experimental Results. 
The same experimental set-up used PLL tests (described in chapter 2) is utilised to 
verify the theoretical concepts of this chapter. Distortion analysis was done using the 
real time FFT function of a HP 54602B (20 MSa/s sampling rate, 8bit A/D resolution) 
oscilloscope. TD was experimentally determined by substituting measured distortion 
component amplitudes in (3.3.4). Fig 3.4.1 shows the observed TD of the waveform as a 
function of M for a table of length N=64. The reason for using a shorter table is to 
exaggerate the distortion effect. 
It is seen that TD of the waveform remains constant at -21 dB for values of M greater 
than 4. Fig 3.4.2 shows TD of the waveform versus the word length of the table length, 
N for M=4. With the increase in N. the differences between subsequent table entry 
values decrease, reducing waveform distortion. The experimental data is in good 
agreement with the predicted curves of (3.3.5) and (3.3.6). 
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Fig 3.4.1 - Comparison plots of theoretical and 
log2(table length) 
Fig. 3.4.2 -Comparison plots of theoretical 
real time data - TD for and real time data - N= 64. 
TD =f (table length) for M=4. 
3.5 - Interharmonic distortion. 
Having observed how total distortion relates to parameters M and N, the distortion 
generation mechanism is now explained through interharmonics. Consider a waveform 
being generated through table 3.3.1. It is clear that only each M, h sample is error free. 
Therefore the resulting disparity in the sampling rate produces a sinusoid with a 
dynamic ripple (or jitter effect) seen in the time domain. The repetition interval of the 
jitter is (MN)Ifs seconds. This jitter effect results in interharmonic distortion. 
Interharmonic components can be seen separated by fslM Hz in the frequency domain. 
A sample waveform stored in the oscilloscope for 2 seconds is shown in fig 3.5.1. 
Reducing the number of elements in the table to 32 has magnified the jitter effect. 
0 
theorifica 
bxperimenta 
Fig 3.5.1 - Peak change in a waveforin with harmonics and sidebands. 
fo=51 Hz, A=2.44, N=32, M= 25. 
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3.6 - Subharmonic distortion. 
Interharmonics occur above and below existing harmonics, of which a particular case is 
interharmonics below the fundamental line frequency, know as subharmonics. These 
subharmonics are a key factor in assessing low frequency distortion of inverter power 
sources. A subharmonic of significant amplitude below the line frequency would be 
highly undesirable. Higher order harmonics are less problematic since they are absorbed 
by the low pass filter characteristics of motors and power grids sourced by inverters and 
can in any case be easily removed by filtering. Given the importance, the following 
subsection is dedicated to deriving analytical formulae and methods to determine the 
occurrence, numbers, relative positions and amplitudes of subharmonic components in 
the frequency spectrum of a look-table generated waveform. 
3.6.1- Sufficient condition for the occurrence of subharmonics. 
As shown in [39], each side-band / harmonic is separated by fs1M Hz. Thus the 
frequency of the k Ih harmonic may be written as: 
k fk 
s 
m 
where kE=- (, o, +-o) is an integer 
(3.6.1) 
for subharmonic frequency components, the theoretical limits can be expressed as: 
(3.6.2) -fo fk fo 
Combining (3.3.1), (3.3.3), (3.6.1) and (3.6.2): 
2. (M. W + L) <k<O (3.6.3) 
N 
The condition for at least one frequency component to be below the fundamental is 
therefore: 
N<2. (AIIW+L) (3.6.4) 
For given values offo, fs and N equation (3.3.3) can be used to calculate values of M, W 
and L. Consequently it is deduced that subhannonics occur if the inequality given in 
1) holds true. 
A- Number ofsubharmonic components. 
Substituting values in (3.6.3), a range for k can be found. The finite number of integer 
values within this set represents all of the subharmonic components occurring 
for given 
fo, N andfs. 
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B- Relative positions of harmoniclinterharmonic components in thefrequency 
spectrum. 
Given k, M, fo and fs, the values offk can be found from (3.6.1) which represents the 
subharmonic positions in the frequency axis. 
3.6.2 -Maximum harmonic/ interharmonic component amplitudes. 
Knowing the maximum amplitudes of the undesirable harmonics/interhamonics is 
essential to reduce their impact by changing the related parameters. A ftill mathematical 
model of the harmonic structure of the synthesised waveform was derived by Jenq [391 
as: 
M-1 
_j( 
2. ir )ýmL)M+kMN] 
A(k, L, M, N) =I. eM. 
N (3.6.5) 
mI 
M=o 
where A (kL, MN) - amplitude of the e harmonic and 
(mL)M is the value of (m. L) modulo M 
The proof is given in [3 9] that, for L#1, the subharmonic components in the frequency 
domain are merely interchanged. The scrambling of these harmonics / interharmonics 
due to the change in Le fo .... (m - i)j will cause some frequency components to lie in the 
subharmonic region. Fine harmonic structure analysis in [39] shows that the maximum 
value OfIA(k, I, M, N)l occurs when k =L Therefore a simplified version of (3.3.5), for 
L=I, is used as the base to calculate maximum possible amplitudes of the harmonic/ 
interharmonic/ subharmonic components: 
Sinc k+ ;T 
JA (k J, M, N) suh 
I 
max 
-N 
(3.6.6) 
Sinc k+I). 
;T 
NM 
Using the observations made in [39], i. e. TD increases with M and for reasonably large 
N, then (3.6.6) may be approximated to: 
JA (1,1, N )I 
max ; --- 
(91;: 
z (3.6.7) M. N [I IN 
NM 
Equation (3.6.7) provides a useful estimate of the maximum amplitude of 
harmonic/interharmonic/ subharmonic components as a function of table length N. 
60 
Chapter 3- DLT based sine reference synthesis 
Effective suppression of subharmonics can clearly be achieved by increasing table 
length N. However, this becomes infeasible in cost effective inverters based on micro 
controllers where memory requirements are restricted. A solution is therefore proposed 
to identify the minimum length of the look-up table suppressing subharmonic distortion. 
3.7 - Elimination of subharmonic distortion - proposed method. 
The fundamental criterion for the elimination of subharmonics from a sinusoid 
generated via non-uniformly sampled look-up table may be deduced, re-arranging 
(3.6.4): 
N>2. (M. W + L) (3.7.1) 
Although (3.7.1) provides an absolute determination of N, values of M and L are not 
deterministic and may vary over a virtually infinite range. However (3.7.1) shows that 
there is only a discrete set of synthesizable frequencies, free from subharmonic 
distortion. All other synthesized waveforms of frequencies violating (3.7.1) would 
contain subharmonic frequency components. It is therefore desirable to seek a method 
that allows determination of table length, N as a function of required frequency (f, ), 
independent of L and M. This can only be achieved if values taken by L and M are 
restricted in accordance with (3.7.1). A convenient and a very practical method for 
restricting the values of M is to represent A as a binary fraction. 
To achieve this, (3.7.1) is re-written using (3.3.1) as, 
N>2. (MA) (3.7.2) 
Taking logarithms on both sides, inequality relating word lengths of N, M and A is 
obtained as: 
1092(N) ý"' 1+ log 2(M. A), 
(3.7.3) 
Re-writing (3.7.3), 
L, v > (I +L, ý ) 
(3.7.4) 
where, Word length of N= 
LN = 1092(N), Word length (M A) = LA = 1092(M. A) 
contains the number of bits required to represent the fractional binary value of A. 
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An example of binary representation of A (3.3.3), in an 8-bit micro-controller is shown 
in fig 3.7.1. Note that the allocation of bits for the mantissa and fractional part is 
arbitrary. 
_b 
(L, -bA) bits 
FI 
wL 
m 
Fig 3.7.1 - Binary representation of incremental table index A. 
W- mantissa, L_ fractional part. A= w+L MI M- 
Given the above representation, it is clear from (3.7.4) that, occurrence of subharmonics 
can be avoided in a sinusoid, generated via a look-up table, accessed in non-uniform 
increments, if- 
The minimum word length describing the table length N, is I bit more than the word 
length of the incremental table index A. 
This notion is further extended, linked to a more tangible parameter of waveform 
synthesis, i. e. synthesizable frequency resolution jAf Imin 
3.8 - Effect on synthesizable frequency resolution, jAf I min . 
It is important to have adequate frequency resolution to produce a reference waveform 
with an accurate frequency relative to the demanded inverter frequency. Higher 
frequency resolution (as with suppressing subharmonics) can be achieved by increasing 
table length N. As described earlier this is not always a cost-effective solution. 
Therefore a method is proposed to determine the maximum frequency resolution 
feasible with a given table length N, whilst achieving full suppression of subharmonic 
distortion. 
Consider a typical application of a sinusoid generated via a look-up table as a reference 
signal for a grid connected inverter. Sampling frequency fs and table length N are 
chosen so that the table is accessed in single steps (A= 1) and generates a base frequency, 
say 50 Hz. In a real grid the frequency rarely stays constant and may typically be an 
arbitrary value within ±iHz (2% deviation). A synchronising device, such as a PLL will 
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extract information of the varying frequency (fo) of the grid and generate a sinusoidal 
reference signal to the inverter. For this case; 
If the base frequency is fb,,,, - 
f, 
(3.8.1) 
N 
Where Abase : --: I for a uniformly sampled look-up table 
and f-0 -Ao-f, (3.8.2) N 
where Ao is table increment related to fundamental frequency fo 
Subtracting (3.8.2) from (3.8.1) an expression for frequency deviation is obtained as, 
jAf I= lfýase 
- fO 
I= (I -A o). fs (3.8.3) INI 
Then minimum frequency deviation relative to the base frequency is obtained as 
Af 
[(I - AO). j. J, (3.8.4) 
N 
Referring to fig 3.7.1, it is seen that the LSB of the binary word determines the 
resolution of change in A. Thus, 
(I - 
AO)min = 2(LA 
I 
-b,, ) 
(3.8.5) 
Substituting (3.8.5) in (3.8.4), an expression for frequency resolution is found as: 
fS IAf Imin 
2 (LA-bA ). N 
(3.8.6) 
Equation (3.8.6) relates the frequency resolution IAfLn5 table length N and the word 
length of A of a DLT generated reference sinusoid free from subharmonic distortion. 
3.9 - Example. 
The following example utilises the formulae derived so far to deter -mine and control the 
occurrence of subharmonics in a DLT generated sinusoid. 
Consider the PLL of a grid connected inverter, locked in to a grid frequency of 50.5 Hz. 
Assume the sinusoidal reference waveform is generated using a look-up table of 32 
elements (length chosen low to highlight subharmonic distortion) accessed at 1.6 kHz. 
Using (3.3.1), A=1.0 1+, i. e.: W=l, L=Iý M=100 100 
0 
a 
Using (3.6.4), 2-(M W+L) = 202 > N(=32). Therefore subharmonics would occur. 
Using (3.6.3), -6.3125<k<O, ie: k=-1, -2.... -6. 
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Number of subharmonics =6 
m Using (3.6.1), to calculate subhannonic frequencies: 
f(- 1)= 15 
0.5 + 
L- 
-1) . 1600 
1= 34.5 Hz, 
100 
f( -2) 50.5 + 
(-2). 1600 18.5 Hz, 
100 
f( -3) 50.5 + 
(-3). 
1600 2.5 Hz, 
loo 
f(-4) 50 
.5+ 
(-4) 
. 1600 
13.5 Hz, 
100 
f( -5) 50 .5+ 
(-5) 
. 1600 
29.5 Hz, 
100 
f( -6) 50 .5+ 
(-6) 
. 1600 
45.5 Hz. 
100 
o Using (3.6.6) maximum subliannonic amplitude for k---I, A(-])= -30.38 dB 
The Frequency spectrum of the experimental waveform. is shown below in fig 3.9.1. 
Harmonic amplitudes are normalised to the fundamental (0 dB) and the vertical scale is 
10 dB/div. All of the subharmonic frequencies shown agree with the calculated values. 
0 dB 
ttT 1) tl NUN 
50.5Hz 
IFLIF-I1 ... . r. I 
Fig 3.9.1 - Frequency spectrum of the experimental waveform. resulting 
in subliarmonic distortion. fo =50.5 Hz, N=32, fs = 1.6 kHz, 
observation period Tbs= 2s. 
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3.9.1 - Mitigation of subharmonic components. 
If the table length is increased to N=256, then condition (3.6-4) is satisfied and therefore 
the frequency spectrum (fig. 3.9.2) of the synthesized waveform is free from 
subharmonic distortion. 
0 dB 
Fig 3.9.2 - Frequency spectrum of the experimental waveform satisfying 
condition (3.6.4), hence no subharmonic distortion. fo =50.5 Hz, 
N=256, fs = 1.6 kHz, observation period Tbs= 2s 
3.9.2 - Subharmonic amplitudes. 
Tests were done for four different table lengths, and experimental values of maximum 
subharmonic amplitudes are plotted in fig 3.9.3. 
4.5 
4 
- 
- 
3.5 - 
3 
P 
2.5 
2 
I- "' 1.5 - 
0 1 - . -11 d- 0.5 (1) m 0 
0 100 200 300 
table length, N 
Fig 3.9.3 - Variation of maximum subharmonic amplitude with 
N 
Fig 3.9.3 provides experimental proof of (3.6.7) derived earlier in section 3.6.2. 
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3.9.3 - Frequency resolution. 
If now, the user needs to achieve a frequency resolution of say Af. j" = 0.02 Hz avoiding 
subharmonic distortion, then, by re-arranging (3.8.6), the minimum length of the look- 
up table Nmin can be found as: 
log 2[ 
f' 
+ bn, 
Af. j, 
Nmin : -- 22 
Nmin 
: -::: 512 
Where allocation of bits for the mantissa W, bA =0 or I or both (worst case b, =1) 
3.10 - Chapter conclusions. 
(3.9.1) 
It is concluded that although, in general, the occurrence of subharmonic components of a 
DLT synthesised sinusoid is not deterministic, a constrained set of synthesizable 
frequencies may be found that is free of subharmonic distortion. The conditions for 
complete subharmonic suppression have been determined in terms of the binary word 
lengths of look-up table parameters and applied to determine the minimum look-up table 
length that would avoid subharmonic distortion whilst achieving a given frequency 
resolution. The effect of table length on the maximum amplitude of the distortion 
component has been established and a mathematical model describing the occurrence of 
subharmonics, their numbers and frequencies has been derived. 
A detailed example with experimental results has been used to verify the theoretical 
analysis. The results of this chapter will be of use in specifying look-up tables for 
reference waveform generation in inverters, particularly those based on low cost micro- 
controllers. 
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Chapter 
4 
I 
nverter 
topologies 
and switching 
strategies 
In the previous chapters, reliability and power quality of GCIs were discussed with 
respect to grid synchronisation and sine reference synthesis. Another area where a 
particular contribution towards improvements to GCls could be made is inverter 
topology and switching. 
Before the features and merits of different topological and switching schemes are 
examined, the requirement for an improved GO needs to be discussed, so that a good 
choice can be made. As the demand for GCIs increase so is the need to reduce its 
specific cost (f/kW) whilst maintaining the power quality and reliability at a high level. 
This chapter describes possible areas of improvements to GCIs through topological 
means and switching techniques First conventional topologies and switching methods 
are briefly discussed before moving on to Multi-level inverter topologies. Topological 
and switching techniques of MLIs are addressed in detail with relevant references to 
present methods used. Finally a novel switching technique for a harmonically superior 
3-level HBDC inverter is proposed. 
The following is a list of opportunities for improvement in GCIs. 
Reduction in overall weight/volume of the inverter 
Better quality of injected power 
Reduction in EMI (both conducted and radiated) 
Increased efficiency by reduced losses 
increased voltage rating with no penalty to cost and/or complexity 
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Earlier versions of commercially available inverters for grid connection evolved from 
line commuted to self commuted and were PWM controlled incorporating either line or 
high frequency transforiners [5 1 ]. The newest trend are transformerless GCIs which not 
only significantly reduce the weight and volume but increase the overall efficiency up to 
97% (equivalent to drives applications) [52]. However the exclusion of the transformer 
and with it its isolation capability requires other means to restore the inverter's safe 
interface with the grid. 
4.1 - Transformerless grid connection. 
PV installations in rural areas often utilise a dedicated distribution transformer (DDT) 
which would exclusively serve loads within the premises. In urban or suburban areas a 
single transformer may serve a number of homes. Besides galvanic isolation of the grid 
from the PV inverter, RECs (regional electricity companies) require the use of 
transformers for one or more reasons listed below [ 15]. 
a To avoid dc injection generated by the inverter(s) which could saturate larger 
substation transformers 
m Reduce the potential for islanding with other users. If a DDT is used the island is 
local. 
m Reduce the impact of harmonics and flicker effects to the grid due to the inverter. 
With DDT, PCC is shifted to the primary of the transformer where the 
impedance is lower than at the secondary hence lowering the effects on voltage 
due to variations in the current. 
M In a 3-phase PV inverter triplen harmonics can be eliminated by delta connecting 
the dedicated transformer. 
However recent advancements in inverter technology particularly in control and 
topology have given solutions making the transformerless PV inverter grid interface a 
reality. As was stated earlier, the lack of galvanic isolation is one of the main drawbacks 
in transformerless GCIs. This eventually leads to increased EMI (sec 4.6) and reduced 
reliability. Therefore a solution is sought comparing various single phase inverter 
topologies to determine a suitable candidate for transformerless inverter operation. 
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4.2-Existing topologies. 
Depending on the number of synthesised voltage levels, inverters can be divided into 
two-level and multi-level inverters. Either of these modes could be obtained using the 
same topology but with different switching strategies as will be shown later in sec 4.3.2. 
First, a comparison will be done through simulation on two widely used inverter 
topologies i. e. half bridge and full bridge single phase, along with switching strategies 
followed by multi-level inverter analysis. Operational characteristics of the first two 
topologies are not presented as they are well established [53]. However significant 
features of all topologies are highlighted for comparison, so that a choice could be made 
with potential improvements for GCIs. 
All topologies were modelled and simulated in Matlab/Simulink (details shown in 
appendix-B). 
4.2.1-Half bridge (HB) vs. full bridge (FB) inverter. 
Often popular with low power applications, this can be regarded as the simplest of 
switched- mode inverters and the basic building block of other bridge topologies. As 
shown in fig 4.2.1 the load current, by default conducts through the parallel 
combination of the dc link capacitors [53]. Hence the inverter naturally blocks dc 
components, which supports transformerless operation. 
Fig 4.2.1 - Single phase half bridge inverter with possible 
dc blocking load current paths. 
Full bridge inverter on the other hand has no natural dc blocking capability (see fig 
4.2.2). A major advantage however is that the maximum output voltage which is twice 
that of the half bridge version. Since this implies that the switches carry only half the 
current for the same power input, less paralleling of devices would 
be needed for high 
power applications. Moreover in the half bridge topology, although the peak output 
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voltage is equal to half the dc-link voltage, the switches "see" full dc-link voltage when 
blocked compared to the full bridge topology where device blocking voltage and peak 
output voltage are both equal to full dc-link voltage. This under-utilisation of power 
switches in the half bridge topology is clearly another disadvantage. 
Vdc 
Fig 4.2.2 - Single phase full bridge inverter schematic. 
4.2.1a - Switching strategies - bipolar vs. unipolar. 
The full bridge inverter topology described above can be switched in either bipolar or 
unipolar modes. With the bipolar scheme, switches in the same leg are complemented as 
shown in fig 4.2.3. 
0.5 ------- 
0 
-0.5 
0 0.002 0.004 0.006 0. 
ý68 
O. 
Lol 
0.012 0.014 0.016 0.018 
Time, sec 
ý 0.5 
a 
P -0.5 
0.02 
Fig 4.2.3 - Bipolar switched inverter voltage and current outputs. f, = lkHz, 
fo = 50Hz, m,, = 0.97. Output filter values, R=100n, L=0.1 H 
The resulting output waveform with PWM switching swings between± 
VDC 
*Hence an 
inverter with this type of switching strategy is known as a two level inverter. In the 
unipolar scheme (fig 4.2.4), each leg is switched by a PWM waveform shifted in phase 
by 180* with respect to the other. 
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0.5 
05 -0 5 
0.002 0.004 0.006 0.008 0.01 0.012 0.014 0.016 0.018 0.02 
Time, s 
Fig 4.2.4 - Unipolar switched inverter voltage and current outputs. f, = IkHz, 
fo = 50Hz, m,, = 0.97. Output filter values, R= 100 Q, L=O. IH 
The resulting line voltage swings between zero and + 
VDC 
or zero and - 
VDC 
, effectively 
ensuing 3-level voltage synthesis. 
4.2.1b - Harmonic benefit. 
Before analysing the inverter voltage harmonics, following assumptions are noted 
which were made for the purpose of simulation of all inverter models in this chapter. 
a Infinite DC link capacitance hence no voltage ripple. 
In MLI topologies all dc-link capacitor voltages are assumed balanced. 
Naturally sampled PWM (equivalent to asymmetric regular sampling in digital 
implementation [54], [55] is used throughout simulations. 
n Inverters are operated only in linear modulation region (0:! ý m,, :51) 
n Dead time is not included in the switching waveforms 
MI kHz switching frequency is deliberately used to exaggerate the harmonic 
effects 
Fig 4.2.5 compares the harmonic content of bipolar and unipolar switched full bridge 
inverter voltages. Anti-phased switching in the unipolar scheme causes odd and even 
carrier multiples to cancel out[53]. This is in addition to sidebands of odd switching 
harmonics being suppressed. 
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Fig 4.2.5 - Harmonic content of unipolar and bipolar switched inverter output voltages. 
By way of contrast bipolar switching eliminates only even carrier multiples whilst 
sidebands of both odd and even multiples remain unsuppressed. Clearly the filtering 
effort with unipolar switching is less, partly due to doubling of 'effective' switching 
frequency through migration of the lowest switching harmonic from f, to 2. f,. 
In addition, the unipolar scheme offers two significant advantages compared to bipolar 
switching: 
Less dV/dt stress on the load as voltage swing is V,,, instead of 2. V,,, when 
bipolar switched. 
m Significant reduction in dc link voltage ripple, reducing the size of dc link 
capacitors. 
4.3- Multi level inverter (MLI) topologies. 
Earlier it was shown that increasing the number of synthesised voltage steps through 
switching reduces harmonic distortion. The same effect could be achieved if the inverter 
topology is changed to add more steps in the synthesised voltage, producing a staircase 
type waveform approaching a sinusoid with minimum harmonic distortion. 
Theoretically an inverter with infinite number of levels would produce an ideal sinusoid. 
72 
Chapter 4- Inverter topologies and switching strategies 
Fig 4.3.1 shows the evolution of multi-level voltage synthesis, where a simple 2-level 
version can be considered a particular case of an n-level inverter. 
Two-level 
V, 
i 
Vc 2 
Three-level n-level 
Fig 4.3.1 - Evolution of multi level voltage synthesis - conceptual schematic [4.41 
The concept of multilevel voltage synthesis however is not novel, as reported by Jih- 
Sheng Lai et al [56], where magnetically coupled 18 and 48 pulse converters were used 
for battery energy storage and static condenser (STATCON) applications. The staircase 
waveforms were generated varying transformer ratios with complex zigzag connections. 
Obviously this meant that the converters were heavy, bulky and lossy. The currently 
available MLIs became popular with subsequent advancement in solid state devices and 
real-time control techniques which are compact, cost effective and more efficient than 
their transformer coupled predecessors. 
A summary of MLI advantages are listed as follows: 
dV 
Lower rated devices hence less - which improves EMC and stress on filter dt 
circuitry and motor windings, particularly in high power applications. 
a Higher VA rating achievable without series connection of devices where 
dynamic voltage sharing is a problem. 
w Suitable for high voltage applications where voltage augmentation achieved with 
low cost low rated devices without using a transfonner. 
0 Improved output voltage harmonics due to multi level voltage synthesis. 
0 Degrees of freedom available for control due to redundant states. 
0 EMI benefit with dc-link midpoint earthing (only in odd level half bridge MLIs). 
Vc 
2 
VC1, 
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a Low switching losses (sec4.3.5). 
a Modular nature supports manufacturability and maintainability. 
As in all new schemes the advantages are usually followed by drawbacks: 
w Although an increase in number of devices is self evident, as they have a low 
rating, the cost increase will be low as well. However the increase in gate drive 
circuits will affect cost and layout. 
m Commutation loop induction increase as the number of levels increase. This 
would necessitate snubber capacitors increasing switching losses. 
n DC-link capacitor voltage imbalance - separate stiff dc-link supplies or dc-link 
capacitor voltage balance methods required. 
Level reduction at low load, degrading power quality. 
Non-unifonn switching frequency of devices 
MLIs can broadly be divided into: 
1. Diode clamped half and full bridge [57] 
2. Capacitor coupled half and full bridge [58] 
3. Cascaded isolated bridge [59], [60] 
4. Generalised MLI [58] 
Recent publications [5], [58] have shown more complex topologies which are either 
variations or combinations (hybrid) of the ones listed above. 
Next, 3 and 5-level half bridge diode clamped (HBDC) inverters are discussed in detail 
with respect to their operation, features and limitations followed by strategies to switch 
them. After comparing relative merits of alternative topologies it is concluded that a 3- 
level HBDC is the superior topology for the inverter application described in this thesis. 
An optimum switching strategy is also proposed, which in combination with the chosen 
topology would further improve the power quality and the efficiency of the inverter. 
4.3.1 - 3-level half bridge diode clamped (HBDQ single phase inverter. 
Multilevel concepts began with the 3-level topology, first introduced by Nabae et al [57] 
in 198 1. As shown in fig 4.3.2 the split levels of voltage are obtained through capacitors 
Cl and C2 connected in series while voltage clamping is performed by diodes DI and 
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D2, hence also known also as Neutral point clamped (NPQ inverter. Capacitors CI and 
C2 can be substituted by equivalent dc voltage sources such as PV arrays, rectifiers, 
batteries, using the modularity of the topology. Switches Sl and S2 above the line of 
symmetry are complemented as S3 and S4. The schematic in fig 4.3.2 reveals that DI 
and D2 block voltages across their associated capacitors Cl and C2 in states 2 and 3 in 
table 4.3.1 (sec4.3.2b). Also, during this state the currents associated with the magnetic 
energy in the load may free-wheel through either diode DI or D2, depending on the 
polarity of the induced voltage. 
Vdc+ 
Fig 4.3.2 -3 -level half bridge diode-clamped inverter schematic. 
4.3.2 - Switching strategy. 
Choosing the correct switching strategy is vital because it combines different switches 
with split voltages to give an output voltage with minimum harmonic distortion and/or 
low switching losses. In addition, switching technique manipulation can be used to 
balance dc-link capacitor voltages and reactor currents as reported in [61 ]. 
In this chapter the focus is made on two switching strategies. First, the generic disposed 
carrier sine (DCS) PWM method, followed by the proposed carrier anti-phase sine 
(CAS) PWM method will be discussed. Simulation studies in sec 4.3.9 show that the 
latter method eliminates more switching harmonics and sidebands than the former, 
hence qualifying as the superior switching strategy for the 3-level HBDC inverter which 
is central to the investigations carried out in this thesis. 
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4.3.2a- Disposed carrier / sine (DCS) PWM- 
The method first introduced by Caffera et al [62] probably is now the most widely used 
switching technique for MLIs. For a 3-level inverter the method involves two vertically 
shifted triangular carrier waveforms of equal amplitudes continuously compared with 
the reference sinusoid as shown in fig 4.3.3. If the reference is greater than the carrier 
then the switch corresponding to that carrier is switched on and vice versa. The number 
of carrier waveforms is equal to (m-1) and divides the sinusoid's amplitude equally. 
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Fig 4.3.3 - Disposed carrier / sine (DCS) PWM for 3-level HBDC inverter. 
f, =I kHz, fo =50 Hz, m,, = 0.9 7 
4.3.2b- Proposed carrier / anti-phase sine (CAS) PWM. 
The method shown in fig 4.3.4 itself is not new, and is the switching strategy used in the 
well established unipolar modulation scheme in H-bridge inverters [53]. However the 
application of this in a 3-level HBDC inverter is novel. The novelty involves in 
improving the output voltage harmonic content compared with the conventional DCS 
PWM switched HBDC inverter. A comparative harmonic analysis will be shown later in 
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sec 4.3.9. A marked difference from the DCS method is the doubling of the effective 
switching frequency in the output waveform. 
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Fig 4.3.4 - Carrier anti-phase sine (CAS) PWM for 3-level HBDC inverter. 
f, IkHz, fo = 50Hz, m,, = 0.97. 
Table 4.3.1 shows combined switching states of switches SI-S4 and associated output 
voltages. Since there are only two independently controlled switches, i. e. SI and S2 the 
number of possible switching states is four. PWM signals A and B are generated 
comparing a triangular carrier with two sinusoids in anti-phase. The method of 
mapping PWM signals A and B to switching states was one of many possible ways, 
used for the prototype inverter described in this thesis. 
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Table 4.3.1 - Switching states and output voltage of a 3-level half bridge inverter. 
State PWM Input Switching states Output 
number AB S1. S2 S3 S4 voltage (V) 
00 01 10 0 
2 01 00 11 VDc /2 
3 10 11 00 + VDc /2 
4 01 0 0 
It is the uniqueness of mapping the switches to the PWM inputs that result in a voltage 
waveform harmonically superior to that of DCS-PWM method. 
Another interesting fact is that states 1 and 4 yield the same output voltage, implying a 
single state redundancy in the topology. A general expression for state redundancy will 
be derived and the benefits shown for other inverter levels in the following section. By 
inspection of table 4.3.1, a set of Boolean functions can be written linking the switching 
signals A and B to inverter switches S1 though S4. 
Sl = A. B=A+B (4.3.1) 
S4 =A. B =A+ B (4.3.2) 
S3 = Sl (4.3.3) 
S2 = S4 (4.3.4) 
Functions (4.3.1) - (4.3.4) can be implemented using discrete logic shown as in fig 
4.3.5 or in PLD / FPGA before being fed in to corresponding gate drivers of the inverter 
switches. The load current path through each switching state is shown in fig 4.3.6. 
si 
S2 
S3 
S4 
Fig 4.3.5 - Connection of PWM control signals to switch 
drivers. 
78 
Chapter 4- Inverter topologies and switching strategies 
1+ 
state 
state 
I- 
L 
Fig 4.3.6 - Load current path through different switching states of a 3- 
level HBDC inverter. 
Close inspection of fig 4.3.6 reveals that a potential shoot-through condition could 
occur between switching transitions due to mismatch of switch-on/off times common to 
practical power devices. For example between state 3 and state 4, if an overlap in 
switching of S 1, S2 and S3 occur top half dc-link could be shorted via D2 bypassing the 
load resulting in excessive current flow. Therefore a suitable dead time has to be 
inserted on each driver signal. 
4.3.3- Pulse-dropping phenomena. 
An interesting observation can be made closely examining switching states of figs 4.3.3, 
4.3.4 and Table 4.3.1. Inner switches S2 and S3 conduct 3 out of 4 states (75%) 
compared to outer switches SI and S4 which conduct only I of 4 states (25%). Newton 
et al [63 ] identified this as pulse-dropping. 
Another significant feature is the discrepancy in switching frequency of devices. Outer 
switches commutate at -L-11 with DCS and f, with 
CAS modulation whilst inner 
2 
switches commutate at line frequency for both schemes. 
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fSWS1, 
S4 
> fSWS2, 
S3 = 50Hz (4.3.5) 
Consequently the average switching losses in a DCS-PWM 3-level HBDC is half that of 
a unipolar modulated H-bridge inverter. Using the more harmonically favourable CAS 
PWM switching strategy, switching losses would essentially be equal that of a unipolar 
modulated H-bridge. However the CAS modulated 3-level topology would still be 
preferred due to advantages such as better EMC, low dV stress, and lower rated 
dt 
devices. Switch loss distribution will be analysed more in detail applied to a 5-level 
HBDC inverter in sec 4.3.5. 
4.3.4 - 5-level HBDC topology. 
In order to gain further insight in to the complexities, advantages and limitations of 
MLIs as the number of levels increase, analysis is extended to a 5-level inverter. The 
analysis follows along the same lines as the 3-level topology, emphasising on trends and 
features leading to a generalised description of MLI topologies. Fig 4.3.7 show a 
schematic diagram with associated switching states given in table 4.3.2 and the output 
voltage waveform of a 5-level HBDC inverter topology shown in fig 4.3.8. 
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Fig 4.3.7- 5-level HBDC inverter schematic. 
Note the series diodes indicate dc-link volt blocking as a fraction of theVDC- 
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inverter with 8 IRG4BC30UD transistors. Loss calculations done based on transistor 
data are detailed in appendix-C. The results of the simulation study are summarised in 
tables 4.3.4,4.3.5 and shown in figs 4.3.9,4.3.10. 
Table 4.3.4 - Average switching losses (P,, ) as a function of modulation index. 
P, w 
in watts 
I 
Calculated 
Ma 
I 
sl s2 s3 A s5 s6 s7 s8 
switching 
losses in 
bridge, W 
0.3 0 2.7 0.027 0.027 0.027 0.027 2.7 0 2.75 
0.55 1 0.729 1.89 0.027 0.027 0.027 0.027 1 1.89 1 0.729 2.63 
0.97 1 1.782 10.918 1 0.027- 1-0.027 10.027 0.027 1 0.918 1.782 2.75 
Table 4.3.5 - Average conduction losses (P,,,,, d) as a function of modulation index. 
P, 
ond in watts Calculated 
Ma sl s2 s3 A s5 s6 s7 S8 
conduction 
losses in 
bridge, W 
0.3 1 0.00 0.41 1.08 1.08 1.08 1.08 0.41 1 0.00 7.89 
0.55 0.00 2.38 3.36 3.36 3.36 3.36 2.38 0.00 20.86 
0.971 2.30 5.60 5.98 5.98 5.98 5.98 5.60 2.3 01 42.46 
average switching losses 
3 
2.5 
to 2 
U) 
a. 
Fig 4.3.9 - Effect of amplitude 
modulation index on average switching 
loss distribution - 5-level HBDC 
inverter, f,, = I kHz, power factor-- I 
Kb=0.9-1 
Aa=0.55 
3=0.3 
average concludon losses 
4- 
5 
C 
0 
U 
0 
kb=0.97 
Aa=0.55 
a=0.3 
modulation index on conduction loss 
distribution - 5-level HBDC inverter, 
IL,,. =7A, power factor-- 
Total power losses based on average switching and conduction losses are given as: 
P =P + tot sw 
Pond 
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Values obtained for the given example where frequency modulation index mf equal 200, 
are surnmarised in Table 4.3.6 and shown graphically in fig 4.3.11 a. 
Table 4.3.6 - Estimated total loss as a function of modulation index for each device. 
Pwt in watts, mf=200 
Ma sl s2 s3 s4 s5 s6 s7 S8 
0.3 0.00 3.11 1.13 1.13 1.13 1.13 3.11 0.00 
0.55 0.73 4.27 3.47 3.41 3.41 3.47 4.27 0.73 
0.97 4.09 6.51 6.09 6.03 6.03 6.09 6.51 4.09 
Total losses for mf=100,200 and 400 are shown below for comparison. 
Total losses for mf =200 
0 
42 
a: 
m. =0.97 
1. =0.55 
, =0.3 
Total losses for mFI 00 
(b) 
v 
4 
Fig 4.3.11 
0 
0 
m. =0.97 
n. =0.55 
, ý=0.3 
Fig 4.3.11 - Total power losses as a 
function of frequency modulation index. 
Total losses for mf =400 
(C) 
m. =0.97 
ii. =0.55 
,, =0.3 
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The following important observations are made based on the simulation results obtained: 
i. At low modulation indexes, S2 and S7 commutate more whilst inner switches 
conduct more. 
ii. At higher modulation indexes, outer switches SI, S2 and S7, S8 commutate 
more, reducing inwards while the inner switches conduct more. 
iii. The loss distribution is consistent with expected level reduction (from 5 to 3) at 
low modulation indexes. Note whenMa ý0.3, outermost switches neither switch 
nor conduct, hence idle. 
iv. Throughout the entire range of ma , overall losses are dominated by conduction 
losses of the inner-most switches (see fig 4.3.11a). However for frequency 
modulation ratio mf<100, as seen from fig 4.3.11b, overall losses are 
approximately equal for all switches for a given modulation index. 
V. As seen from table 4.3.4 total switching losses in the bridge remain nearly 
constant throughout the range of modulation indexes. Modulation index only re- 
distributes switching losses amongst the switches. 
vi. Throughout the inverter's operating range the inner switches conduct more 
whilst the outer ones switch more. Half the number of switches commutates at 
50 Hz line frequency whereas the other half switch at frequencies up to f.. 
2 
vii. Compared to a single phase UPWM H-bridge with the same mf, MLIs have 
lower switching losses. This is evident in the 5-level example (fig 4.3.8), where 
four switches commutate in series at any instance in one cycle, and the average 
switching loss is equivalent to one switch commutating at f, ", 
for one full cycle. 
In a unipolar modulated H-bridge, the switching loss is equivalent to two 
switches commutating at f,,, for one full cycle. Hence 5-level's switching losses 
account to 112 that of a unipolar modulated H-bridge with the same operating 
conditions. It is noted that the above is true irrespective of the modulation index 
or the number of levels but will differ with the switching strategy used as was 
shown in sec 4.3.2 for CAS and DCS PWM- 
viii. In a linearly modulated H-bridge the switching frequency f, ", of the 
bridge is 
equal to the carrier frequency ( f"'. = 
fc ). In contrast, MLIs could have 
switching frequencies less or greater than the carrier firequency (f,. # fc) and 
is a function of the modulation index m,, switch position, and switching strategy. 
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ix. As seen from fig C-3.1 of appendix-C, total losses per switch is dominated by 
conduction losses 
In conclusion it is expected that the results obtained for the 5-level HBDC can easily be 
extrapolated to higher levels with a clear pattern in the distribution of switching and 
conduction losses in the devices. 
4.3.6- Switching state redundancy. 
As was seen for the 3-level inverter, in the 5-level topology, only 5 of (24 =) 16 
possible states are utilised to produce the output voltage. Hence 11 switching states are 
redundant. An expression for the number of redundant switching states( Sredun) for an 
m-level inverter is thus derived as: 
Sredun 
= 2('-') - (4.3.7) 
It is evident from (4.3.7) that an increase in a level would result in a dramatical increase 
in redundant states. Redundant states add extra degrees of freedom to inverter control. 
Armstrong et al [3] demonstrates exploiting a redundant state in a conventional unipolar 
modulated H-bridge to compensate for dc component at the output voltage. 
Zare et al in [64] reports a method of reducing switching frequency and balancing 
capacitor voltages in a flying capacitor inverter, incorporating state redundancy. The 
method involves comparing the present switching states with redundant choices to 
choose the next state. The choice obviously is made based on the state which involves 
the least number of switches. State selection is done off-line using a redundant state 
selective (RSS) algorithm. 
4.3.7 - Level loss due to pulse-dropping at low modulation indexes. 
Another peculiarity found in MLIs is reduction in the number of synthesised voltage 
levels with the modulation index. Recalling the case of the 5-level HBDC inverter (fig 
4.3.8) it is seen that the number of levels of the output voltage equates to the number of 
carrier waveforms below the amplitude of the reference sinusoid. Consequently if the 
reference amplitude is less than a carrier level then that carrier and the corresponding 
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DC level(s) go unused inducing a level drop in the synthesised voltage. Before further 
analysis some basic formulations are presented characterising pulse-dropping in MLIs. 
Modulation index in MLIs is defined as [65]; 
A (4.3.8a) Ma 
(m 
where A.. and A, are peak values of reference and carrier amplitude 
(4.3.8a) indicates that in MLI voltage synthesis using DCS PWM, the achievable 
modulation index is reduced (m-1) times compared to 2-level voltage synthesis having 
the same -ý-- ratio A, 
Also, by inspection of waveforms in fig 4.3.8, required amplitude of the carrier is 
retumed by, 
Ac =- 
ma. (4.3.8b) 
(m - 1) 
4.3.7a- Effect of level loss on spectral quality. 
Tolbert et al in [65] claims that the loss of level in MLIs at low demand results in 
degradation of spectral quality otherwise available. The following analysis explains that 
although a drop in spectral quality is apparent for lowMaoperation, the relative drop is 
still lower than that of a unipolar modulated H-bridge inverter operating with the same 
dc-link voltage and frequency modulation index. In a practical inverter the addition of 
dead time would incur further non-linear distortion particularly at low demand. Also 
inadequate suppression of dc-link voltage ripple could add low order harmonic 
distortion in the inverter output. These effects are not considered in the following 
analysis. 
Consider a 5-level MLI, where ma is reduced from 0.55 to 0.35. Simulated waveforms 
of figs 4.3.12a and 4.3.12b demonstrate the reduction in output voltage level from 5 to 3. 
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Two main factors are deemed to influence the switching harmonic amplitudes as 
demand modulation index falls, i. e. dc-link voltage and the modulation index related to 
the descended carrier, defined here as the effective modulation index m aff ' 
Maeff is defined as the ratio of the reduced reference sinusoidal amplitude, A,, to the 
descended carrier amplitude, A Cdescend in the descended level. 
A 
aff Am 
(4.3.9a) 
C descend 
It is related to the output voltage as: 
Vout 
max 
::: 
VDC 
*M aff (4.3.9b) 
Effective modulation index is the same as the demand modulation index throughout the 
demand range for conventional carrier-based PWM schemes applicable to H-bridge 
inverters. However in MLIs at low demand they differ due to the reduction in carrier 
amplitude. In the example shown in fig 4.3.12b, m,, 
e 
for the 5-level inverter is 0.7 
ff 
whereas for a unipolar PWM H-bridge scheme ma would remain 0.35 for the same 
output voltage. As the demand modulation index of a 5-level inverter is reduced below 
0.5, the output voltage is synthesised using 
VDc instead of V 
2 ý, c . 
Thus Maff is doubled 
compensating the reduction in output volts. 
Amplitudes of switching frequency components in the frequency domain are 
proportional to the filtered current's ripple in the output. At low inverter demand the 
reduction in duty cycle in the PWM voltage output with constant 
VDC 
means increased 
output current ripple. However if Vc is reduced and PWM voltage duty cycle is 
proportionally increased, then the same average output current will have less ripple. 
It is this combined effect that results in reduced switching harmonic amplitudes in the 
5-level case compared with the 3-level for the same low demand modulation index. 
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4.3.7b- Effect of level loss on device utilisation. 
As already discussed in sec 4.3.7, MLI operation at low modulation indexes using 
conventional carrier-based PWM suffers under-utilization of levels in the inverter. 
Analytical derivations in appendix B-5 show that level under-utilisation increase with 
number of levels. A good measure of volt-amperes generated by an inverter from a 
given number of devices is device utilisation factor [53] . For a unipolar PWM H-bridge 
the maximum device utilisation factor corresponding to unity demand modulation index 
is 0.125 [53]. In a 5-level inverter (see appendix B-5.3) the value reduces from 0.25 
( Ma I a, = 
1) with no level loss to 0.125 (mff I 
max 
= 0.5 ) with level loss. This shows that 
device utilisation in MLIs, besides being a function of the modulation index depends 
also on level loss. Once a level is reduced then device utilisation becomes a function of 
the effective modulation index relative to the descended level (B-5.9). At low demand, 
in a 5-level inverter, it equates to that of a unipolar PWM H-bridge. 
4.3.8 - Clamping diode volt ratings. 
A marked difference of MLIs of levels greater than 3 is the dissimilar volt ratings of 
clamping diodes. This is shown in fig 4.3.8 for a 5-level inverter as a number of series 
connected diodes, each rated at the same voltage as a transistor switch. This is necessary 
because each diode would be required to block different levels of V, at various 
switching states as shown in table 4.3.2. For example as seen from fig 4.3.8, DI needs 
to block 3. Vd, /4 when lower switches S6-S8 are switched on in state 5. Similarly D3 
and D4 needs to block 2'VDC /4 and 3 'VDC /4 respectively 
during the same switching 
state. If the voltage drops across transistors are neglected then an expression can be 
derived for the voltage rating of a generalised m-level inverter as: 
(m-2) 
VDk 
'VD(k+m-2) 
vk 
j=k 
(4.3.10) 
where k= 11 2... (m-2) is the clamping diode number, in the order as shown in fig 
4.2.13. 
V'k "': 
Vdc 
_ corresponding capacitor voltage. (m - 1) 
(4.3.10) indicates that innermost diodes block the maximum voltage. Although one 
could argue that the use of clamping diodes with different ratings could be cost- 
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effective, perhaps the impact would only be significant if the number of levels and the 
power rating of the inverter are significantly high. 
4.3.9- Harmonic analysis. 
Undoubtedly the main reason for the preference of MLls over other topologies is the 
spectral purity of its output voltage. The overall reduction in THD is attributed to the 
reduction in amplitude of switching harmonics and their sidebands as the number of 
levels increase. An alternative approach of harmonic reduction is to manipulate the 
switching strategy in phase legs creating common mode harmonics which would 
potentially cancel out in the output as shown next. 
The work described in this thesis investigates both topological and modulation 
techniques to improve the spectral content of the output voltage. A contribution on 
harmonically optimised modulation strategy for AffUs is presented in this sub-section. 
Harmonic benefit of the proposed CAS-PWM methodfor a 3-level HBDC (sec 4.3.2-b) 
is also described here. 
The pivotal study on analytical solution of MLI generated waveforms was done by 
Carrera et al [62]. The analysis was based on disposed carrier- sine comparison (DCS) 
PWM modulation (see sec 4.3.2-a) which now has become the benchmark switching 
strategy for MLIs. However the work done was mainly theoretical and applied only to 
naturally sampled PWM modulation used commonly with continuous systems (detailed 
in appendix- B). In modem digitally controlled PWM inverters, regular sampling 
(otherwise known as asymmetric or symmetric sam ling) is the norm. Extending 
Carrera's concept McGrath and Holmes in [66] presented an in-depth mathematical 
analysis of harmonic cancellation using various PWM techniques applied to 2-level and 
multi-level inverter topologies. 
4.3.9a - Comparative analysis of harmonic benefits. 
In this section a selected set of inverter topologies are modelled (shown in appendix-B) 
and simulated in Matlab/Simulink to be analysed for their spectral contents. The 
comparative study of different topologies of varying degrees of complexity and 
switching strategies would eventually lead to selecting the 
best combination for the 
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cost-effective inverter built in this project. A brief overview of the method used for 
spectral analysis, its limitations and remedies are detailed in appendix B-2. 
4.3.9b- 3-level HBDC inverter harmonics - DCS vs. CAS-PWM switching. 
Earlier in sec 4.3.2 DCS and CAS PWM controlled 3-level HBDC inverters were 
discussed with regards to their mechanisms of switching. The proposed CAS PWM 
method was preferred over DSC due to mitigated voltage harmonics. Here the 
modulation aspects of harmonic mitigation are discussed in detail whilst simulation 
studies shown verify the switching strategy. 
Recalling the CAS PWM method from sec 4.3.2-a, it is seen that the Boolean processed 
PWM signals X and Y are fed to the outer switches S1 and S4 while the inner switches 
S3 and S2 are merely the complementary of S1 and S4 (fig 4.3.5). The resulting 
switching pattern causes the switches SI and S2 to synthesise the V'while S3 and S4 
synthesises the V- of the 3-level voltage output, conveniently expressed as: 
V+ = &+ B] (4.3.11) 
V- & [A + B] (4.3.12) 
Output voltage is obtained as, 
VLN 
= V+ - Tr- (4.3.13) 
Harmonic spectra of the two voltage components and the output voltage are shown in 
fig 4.3.13. 
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Fig 4.3.13 - Frequency spectra of (a) v+ , 
(b) V- and output voltages (c), kHz, 
fo = 50 Hz, m,, = 0.97. 
The area in the vicinity of 2 kHz and 4 kHz is zoomed for clarity and is shown below in 
figs 4.2.14 and 4.2.15. 
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Fig 4.3.15 - Zoomed spectra of fig (4.3.13) in the vicinity of vicinity of 4 kHz. 
The following observations can be made by close inspection of spectra shown above: 
i. Due to the combined effects of naturally sampled PWM and Boolean operations 
(4.3.1) through (4.3.4), in V' and V- voltages: 
a. Odd carrier harmonics and their sidebands are fully suppressed. 
b. Even multiples of even carrier harmonics are partially suppressed except the 
first component at 2 kHz including its sidebands which remains relatively high. 
c. Odd multiples of even carrier multiples and their sidebands are not suppressed 
Odd multiples of even carrier harmonics are fully suppressed in the output 
voltage due to common mode harmonic cancellation. Details of common-mode 
harmonic cancellation are shown through phase/freq plots in appendix B-3. 
Interestingly however, the harmonic cancellation can otherwise be seen as a re- 
distribution of harmonic energy. In the output voltage, there is a clear increase of 
existing sideband amplitudes and/or immergence of new sidebands around 
carrier harmonics. This is particularly visible around the eliminated 2 kHz 
carrier where two new sidebands of 0.3 p. u have immerged whilst the existing 
sideband amplitudes have increased by 33.3%. 
96 
Chapter 4- Inverter topologies and switching strategies 
The aim of the switching strategy is to push as much harmonic energy to the carrier 
harmonics of V+ and V- which is known a priori to be eliminated through common 
mode cancellation. It is however important to note that in a practical inverter total 
common mode harmonic cancellation will somewhat be hindered due to the lack of 
symmetry in the upper and the lower half voltages. This is caused by device non- 
idealities (deficiencies in manufacture tolerances) and dc-link capacitor voltage 
imbalance commonly associated with MLIs. 
Harmonic spectra of output current and unfiltered voltage of a 3-level HBDC inverter 
switched using CAS PWM and a DCS PWM are compared in fig 4.3.16-a and fig 
4.3.16-b. 
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Fig 4.3.16 - Frequency contents of output current (a) and unfiltered voltage (b) of a 
CAS and DCS PWM switched 3-level HBDC inverter. fs =IkH4 fo = 50Hz, m,, = 0.97 
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Output filter parameters used in the simulation are shown in Table 4.3.7. 
Table 4.3.7 - Output filter parameters used in the simulation study. 
Parameter value 
inductance, L 0.1 H 
Resistance, R 
Cut-off frequency 
100Q 
R- 
159.15 Hz 
2; rL 
The comparison of spectra in fig 4.3.16 reveal the following important findings: 
In the DCS-PWM method harmonic energy is clustered around the low 
frequency (0 - 3.5 kHz) region while in the CAS-PWM method it is dispersed 
along the higher end of the frequency spectrum. 
Although TVHD is some 5.3% higher in the CAS-PWM than in DCS-PWM 
strategy the relative amplitudes of low order switching harmonic components 
are less and located ftirther in the CAS-PWM case. Therefore the cut-off 
frequency of the output filter required will be higher in order to achieve the 
same TCHD levels. This is a significant advantage in current source GCls where 
higher control bandwidth and hence high quality injected current with reduced 
filter size can both be achieved simultaneously. 
iii. Voltage harmonic spectrum of a CAS-PWM switched 3-level HBDC and that of 
a unipolar PWM (UPWM) switched H-bridge [53] are identical. Hence using 
this method a 3-level HBDC would have the same harmonic benefits of a 
UPWM H-bridge besides other inherent advantages such as reduced EMI (due to 
DC-link mid point earthing) and low switching stress. 
iv. Interestingly however switching losses in the CAS-PWM switched 3-level 
inverter is twice that of a DCS-PWM switched version due to effective doubling 
Of fw and is the same as that of UPWM H-bridge. Therefore a general trade-off 
between switching losses and harmonics for a given filter and switching 
frequency will determine which switching strategy to use for a 3-level HBDC 
inverter. 
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So far intrinsic common mode harmonic cancellation was achieved through the 
proposed CAS-PWM technique for a single phase 3-level HBDC inverter. 
Extending this concept, a novel application would be to use CAS-PWM in a 3-phase 3- 
level 4-wire inverter system where, besides mitigation of triplen harmonics, cancellation 
of harmonics in individual phase legs would further improve the voltage spectral 
content in each phase, not least in line voltages where the waveforms are 5-level. As a 
secondary effect a partial reduction in EMI is also expected due to switching harmonic 
amplitude reduction. 
4.4 - Other topologies. 
4.4.1 - Multi level full bridge (MLFB). 
Hitherto analysed topologies were essentially half bridge. If output voltage harmonics 
need to be further improved then a full bridge MLI can be considered, increasing the 
levels of output voltage to (2m-1). This is because line voltage is taken as the output 
instead of phase voltage as with the half bridge topology. A 3-level diode clamped full 
bridge inverter is shown in fig 4.4.1. 
Vdc+ 
Fig 4.4.1- 3-level diode clamped full bridge inverter schematic. 
As shown above the FB inverter has double the number of components compared to its 
HB counterpart except dc-link capacitors which are shared between the two phases of 
the bridge. A comparison is made in table 4.4.1 of the component count of a 5-level 
inverter using HB and FB topologies. 
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Table 4.4.1 - Comparison of component counts for 5-level FB and HB inverters. 
Component counts 
N2 of Total DC-link 
levels N2 of N2 of DC-link 
capacitor foot 
N2 of print in Vo,, t clamping capacitors, Total S, - Vc. ncaps transistors 
diodes ncaps 
3-level (M-I)=2 
VDC 2 
FB 
5 2.2. (m-])=8 2.2. (m-2)=4 
rated @VDC 
14 2 
2 
5-level (m-])=4 
VDC 2 
HB 
5 2. (m-])=8 2. (m-2)=6 
rated @ ! ýDc 
18 4 
It is evident that even though the number of transistors remains the same, the 3-level 
full bridge requires less number of diodes and capacitors than the 5-level half bridge. A 
significant impact on the inverter cost and size, particularly at higher volt ratings will be 
made with the 50% reduction in the number of dc-link capacitors. 
4.4.2- Topology utilization factor 
Here a new parameter is defined representing the number of levels, m per device count 
and foot print of diode clamped MLIs: 
TýAi = 
m (4.4.1) 
n -S comp cap 
where ncomp -total component count 
Scap -total dc-link capacitor foot print proportional to square of voltage 
Obviously high TAff., would mean a cheaper and a smaller design delivering cleaner 
power. For example a 3-level half bridge and a 5-level full bridge would return TMLI of 
0.27 and 0.42 respectively. Thus the 5-level full bridge provides more levels per device 
count with overall reduction in size. 
Another advantage of MLFB topology is cancellation of common mode harmonics 
found in two separate phases of the bridge. Given this, it is clear that for MLFB with 
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DCS PWM switching is preferred to CAS PWM, since with the former method most of 
the harmonic energy will be clustered around the carrier(s) in phase leg voltages which 
cancels out through common mode. 
Thus it is concluded that in applications where dc-link midpoint earthing is irrelevant, 
MLFB topology proves to be more effective for a given number of levels. 
4.4.3 - Capacitor coupled MLIs (CCMLI). 
Another variation of multi level topology, capacitor coupled MLIs [57], involve the use 
of flying capacitors instead of diodes to clamp voltages in the bridge, as shown in fig 
4.4.2. CCMLI is reported to provide more flexibility in voltage synthesis compared to 
HBDC MLIs [5]. 
Vdc+ 
Fig 4.4.2- Capacitor coupled 3-level inverter schematic. 
The operation of a CCMLI involves the flying capacitors being charged to fractional 
values of Vd, and is available in series with the phase voltage. The output waveforrn 
and harmonic content reported is identical to that of a diode clamped MLI [5]. However 
CCMLIs have not found wide industrial application. Perhaps the reason could partly be 
due to the dramatic increase in the number of flying capacitors 
(in - 1). (m - 2) and with 
it their foot print with increasing level numbers and/or KVA ratings of inverters. 
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A comparission of clamping diodes and capacitor numbers for diode and capacitor 
clamped M[LIs are found through formulae is table 4.5.1 and shown graphically in fig 
4.4.3 below. 
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Fig 4.4.3- Comparison of component count for capacitor and diode clamped MLIs. 
Cclamp, - number of clamping capacitors in a CCMLI 
Dclarnp - number of clamping diodes in a DCNILI 
Cdc - number of dc-link capacitors in either topology 
Total-CC - total component count for capacitor clamped NILI 
Total-DC - total component count for diode clamped MLI 
In conclusion the following points are noted: 
* Number of clamping capacitors in CCMLIs increase quadratically whereas dc- 
link capacitors and clamping diodes in DCMLls follow a linear increase. 
9 Although total component count is less in CCMLIs than in DCMLls up to 6 
levels, the size and hence the cost of the former would surpass the latter due to 
high number of flying capacitors. 
9 CCMLI up to 4 levels is yet a viable option from a cost and size perspective. 
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4.5- Generalised HBDC MLIs. 
Having done a detailed study of basic 3-level and then of a 5-level HBDC inverter, it is 
now easy to deduce a particular trend relating features of MLIs to their number Of levels. 
The objective of studying these trends is to present the design engineer with a set of 
characteristics related to MLIs, thereby simplifying the choice of topology and 
switching suited to the requirements. Table 4.5.1 summarises the formulae associated 
with topology and switching of diode and capacitor clamped m-level inverters. 
Table 4.5.1 - Formulae for diode and capacitor clamped MLIs with m levels. 
Topology related 
Total number of Power devices 
2. (M-1) 
per phase 
Total number of dc-link 
capacitors 
Total number of clamping diodes 
2. (M-2) 
per phase 
Total number of clamping (m - 1). (m - 2) 
capacitors (for CCMLI) per phase 2 
Power device blocking voltage 
VbIock 
- 
Vdc 
(M - 
Clamping diode voltage rating 
(m-2) 
V VDk I 
Ck 
j=k 
Number levels in phase voltage In 
Number of levels in line voltage (2. m-1) 
Number of available redundant = 2(m-) -m 
S 
redun 
states (diode clamped) 
Switching related 
Am 
Modulation index Ma (m - 1). A c 
Frequency modulation ratio f- A 
Number of carriers (M-1) 
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A 
Carrier amplitude AC mum 
(M 
Level reduction related 
Number of devices 
switching at line frequency 
Minimum modulation m-3 
index without level fall 
Mamin - 
M-I 
Total number of m-l 
=ceil( -1 
Nd 
descendible levels esc 2 
Number of synthesised 
Mnew, =(m-2), i<2 
voltage levels(i) 
,- 
2), elsewise Mnewi = (M,, ewi - 
Range of modulation 
index retaining a given 
A. 
_ 
A.. 
M 
am. 
M< 
Mai < Ma 
M 
level 22 
4.6 - EMC aspects of MLIs for transformerless grid connection. 
Earlier in sec 4.1 benefits of transformer coupled inverter grid connection was briefly 
discussed. In the same section pros and cons of transformerless operation was presented 
followed by topological and switching strategies to support it. One major issue 
associated with the exclusion of a transfon-ner is increased electro, magnetic interference 
(EMI). Stringent standards such as IEEE 929-2000 [15] limit EMI for GCls. Therefore 
research in to reducing EMI continues, especially in the multi-level area of topologies, 
which is a promising candidate for the non-isolated interfacing of power electronic 
sources to the grid. 
In this sub-section a brief look in to the mechanisms and the types of EM1 in GCIs will 
be discussed followed by the EMI benefits rendered by the proposed CAS-PW-N4 
switched 3-level HBDC inverter. 
4.6.1 - Mechanisms of EMI in GCls. 
EMI in GCls is mainly caused by common mode (CM) and differential mode (DM) 
switching harmonic voltages and currents- referred 
hereafter as noise. DM noise 
inherently occur in closely coupled conductors and are opposite in direction, with trivial 
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effects on interference. CM noise voltages on the other hand are common both to the 
line and neutral of the inverter output and they flow to earth usually through 
parasitically coupled capacitance. Their effect is more significant as they travel a wider 
path and behaves effectively as an antenna of EMI. 
If the inverter is galvanically coupled to the grid then the inverter output is alternatively 
connected to the positive and the negative dc rails at switching frequency. Common 
mode voltages generated in both the line and neutral could be as high as ± VDC , Due to 
the PV array-earth capacitanceCearth , rapidly changing high common-modeVDCwould 
cause a capacitive earth current Iearlh (4.3.1). Fig 4.6.1 shows a possible path of 
capacitive earth current. 
Cearth' 
dt 
= earth 
faarth, 
(4.6.1) 
Fig 4.6.1- Possible path of capacitive earth currents induced by common mode 
noise voltage in a trans formerless GCI [5]. 
Calais et al in [5] reports the unpredictable nature of earth variation with atmospheric 
conditions and it being a part of a resonant loop with potential for amplitudes exceeding 
permissible limits. 
4.6.2 - EMI Solutions. 
Three basic approaches to reducing EMI in inverters are: 
1. Increasing the impedance to EMI currents and/or voltages by passive means. 
2. Reducing EMI at its source 
a. Through switching strategy manipulation -active suppression 
b. Through topological means- passive suppression 
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An example of the first approach is the use of common mode chokes, i. e. two separate 
inductors in both line and neutral, wound such to increase impedance to common mode 
noise. However since the choke has to be rated at line frequency and load current, the 
size, weight and additional losses incur a penalty. A better solution, using the second 
approach, is to exploit the inverters' intrinsic properties with little or no effect on size 
and cost. Passive suppression can be achieved using the topological advantage of a 
multi-level inverter where the midpoint of the PV array is earthed with the output 
neutral thus eliminating capacitive earth currents along with their EM1 effects. DC link 
midpoint earthing is also possible with a conventional half bridge inverter (HBI). 
Nonetheless MLIs offer better harmonic quality and lower switch ratings together with 
lower dV stress critical to improved electro magnetic compatibility which is unfound in dT 
HBIs. 
However it should be stressed that only half-bridge MLls with an odd number of levels 
provide this EMI benefit. The reason is that the dc: midpoint of full-bridge MLIs and 
even-level half bridges is inaccessible for grounding with the output neutral. An 
alternative method of passive EMI suppression is increasing the number of levels in 
MLIs with obvious reduction in switching han-nonic amplitudes lessening EML 
However the resulting effects on cost and size make this option uneconomical. 
EMI reduction with the least effect to size and cost is achieved through active 
suppression. An example of this was detailed in sec 4.3.9-b for a 3-level HBDC inverter 
using the proposed CAS-PWM method where amplitudes of switching hannonics are 
reduced. The ensuing reduction in radiated and conducted EMI and the doubling of 
inverter's switching frequency minimises filtering effort both on AC and DC sides. 
4.7 - Choice of topology and levels. 
The list of MU advantages identified earlier in sec 4.3 can be used as the basis for the 
selection of topology and levels. Different applications capitalise on various MLI merits. 
For example, for a high power transformerless grid application, half bridge odd level 
inverter is the choice from an EMC and cost perspective. Conversely for a high power 
traction drive, five-level full bridge inverter would be ideal as it has a high topology 
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utilisation factor (4-4.1) as well as simultaneous reduction of capacitor and inductor 
volume whilst lowering d Vdt stress in motor windings. 
In the author's opinion odd-level half bridge topology is most suited for single or three- 
phase applications where EMC issues are a priority. On the other hand odd/even level 
ftill bridge provides the required topological advantage for high power single or three- 
phase applications circumventing series connection of power devices. 
In choosing a capacitor-coupled MLI the desirable factor is redundant states useful for 
auxiliary control tasks such as dc-link capacitor voltage balancing. Nevertheless for 
high VA rated inverters capacitor footprint may offset the reduction in size of the filter 
inductor, hence proving unviable. 
4.7.1 - Cost vs. number of levels. 
Another intriguing question is how many levels is optimum? Higher number of levels 
obviously reduces filter size and TVHD whilst increasing VA capability, but would 
inevitably increase the number of power devices, drivers, control and packaging 
complexity. Amongst the inverter component count, power devices account for the 
steepest rise with number of levels of the inverter. It should be stressed that although an 
increase in the number of power devices is apparent, since their volt rating decrease 
with increasing number of levels (see table 4.5.1) the effect on the cost is somewhat 
restrained. 
Therefore a convenient way to depict device cost with increasing number of levels is 
through (device number. volt rating) product. A typical variation of device cost is 
shown in fig 4.7.1 where the vertical axis shows values normalised to Vdc . It is clear 
that cost of power devices change little for levels more than five and remain nearly 
constant beyond seven levels. 
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Fig 4.7.1 - Estimated device cost in MLIs with increasing number of levels. 
Other contributors to inverter cost are: 
e Device drivers- increase with number of devices -costs expected to reduce with 
advances in drive technology 
e DC-link capacitor numbers - follows a linear increase with m and voltage rating 
inversely proportional to m. 
Perhaps the closest to the optimum number is reached through the combination of 
inverter behaviour study with level increase and the application's requirements. 
For the low power prototype inverter developed by the author in this work a 3-level 
HBDC with CAS-PWM switching was used. The key criteria for selection were ease of 
implementation, harmonic improvement and improved EMC. 
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4.8 - Conclusion and further work. 
In this chapter topologies and switching strategies for GCIs have been analysed and a 
novel switching strategy proposed to reduce harmonic distortion in a 3-level HBDCI. 
An emphasis has been made on MLI structure, features, behaviour, advantages and 
drawbacks. 
A key feature was variable switching frequency of devices leading to unequal switching 
loss distribution. Modulation index and device position was found to effect the 
distribution. A detail loss analysis predicted device switching losses to increase and 
conduction losses to decrease towards the outer devices of the bridge. On the other hand 
at higher modulation indexes device switching losses spread towards the inner devices 
and vice versa for lower indexes. Conduction losses complemented the switching loss 
behaviour. However total device losses remains almost constant for low and moderate 
switching frequencies except for the outermost devices which can be rated 50% less. 
Inverter spectral performance deteriorates at low modulation as in conventional unipolar 
PWM H-bridge inverters. However the reduction in MLIs is less due to the combined 
effect of dc-link volt reduction and increase in effective modulation index, thus proving 
improved spectral performance even at low demand. 
Level loss was mathematically modelled and expressions were derived in closed form. 
The study found that the range of modulation index for inverter operation without level 
loss decreases with number of levels. It was also found that device utilisation of MLIs 
equates to that of UPWM H-bridge inverters at low demand levels. 
Spectral purity has been a key criterion in performance optimisation of existing multi- 
level topologies. Widely used disposed sine carrier (DSC) PWM and the proposed 
carrier anti-phase-sine (CAS) PWM methods were used in a 3-level HBDC whilst being 
simulated for harmonic analysis. The results showed that voltage carrier harmonics are 
suppressed with CAS-PWM which is unfound using DCS-PWM technique. This was 
attributed to common-mode harmonic cancellation in phase 
leg voltages. A novel 
application of this method in 3-phase 3-level 4-wire 
inverter systems with 
improvements to harmonic content and EMI is proposed. Moreover highest harmonic 
109 
Chapter 4- Inverter topologies and switching strategies 
components lie at higher frequencies with CAS-PWM, which facilitates the use of an 
output filter with a higher cut-off frequency. 
However for full bridge multi-level inverters DCS-PWM is the recommended choice 
since output voltage harmonic energy is clustered in low order carrier harmonics, 
mitigation of which occurs at the output through line-to-line common-mode 
cancellation. 
CAS-PWM technique could be extended to facilitate intrinsic common-mode harmonic 
cancellation in phase leg voltages for inverters of levels greater than 3. The objective is 
to use Boolean manipulation on PWM signals re-distributing harmonic energy into 
lower order carrier multiples (with potential for common-mode cancellation) whilst 
higher order harmonic energy is kept low. In this way output filters with lower cut-off 
frequency can be used reducing the size, cost and losses. However implementation of 
this requires complex harmonic analysis and remains a topic for further research. 
In relation to EMC, odd-level half bridge MLIs provide a clear lead compared to other 
topologies due to their dc-midpoint earthing capability. In addition it was found that 
EMI could be reduced through switching strategy manipulation. The proposed CAS- 
PWM for 3-level HBDC inverter lessens conducted and radiated EMI by reducing 
switching harmonic amplitudes. Another EMI benefit of MLIs is the essentially low 
device voltages with variable switching frequencies (< f,,, ) resulting in low 
dV 
stress. dt 
Finally capacitor and diode clamped MLIs were generalised using a set of characterising 
formulae (table 4.5.1) derived and referred to in this chapter. 
The results of investigations done in this chapter perhaps would contribute towards the 
accelerated development of MLls supporting the expansion of it in commercial 
applications. 
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The aim of this chapter is to present an overview of GO control aspects with particular 
emphasis on low order harmonic suppression through grid disturbance rejection and 
improvements to inverter's power quality and reliability. In the preceding chapters some 
causes and remedies to power quality degradation in GCIs were shown. lt was seen that 
effective suppression of higher order harmonics can be achieved through modifications 
of topology and modulation strategies (chapter 3), in addition to filtering effect of the 
predominantly inductive power grid. Low-order harmonics, on the other hand, are not 
attenuated by the natural filtering effect of the grid inductance and require bulky and 
costly output filters for their removal. This in recent times has led to increased research 
analysing the sources of distortion and cost effective means of its mitigation. 
This chapter begins with an introduction to low order harmonic distortion followed by a 
description of a generic GO control system. A review of control schemes used by other 
authors will then be presented. Finally two novel control techniques are proposed to 
improve the inverter's disturbance rejection and reduce resonance effects together with 
analytical tools to measure its performance. Selected results of this investigation are 
currently in press for publication. 
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5.1 - Low order harmonic distortion -sources and effects. 
Although there are several potential schemes that can be adopted in the control of GCIs 
(described later in sec 5.5), a common strategy is to attempt to force a sinusoidal current 
into the grid regardless of the grid voltage waveform. Under these conditions, low-order 
harmonic distortion of the actual current can occur as a result of both intrinsic and 
extrinsic effects. Distortion generated intrinsically arises mainly from deficiencies in the 
inverter control loop, which result in an error between the sinusoidal reference and the 
actual inverter output. Some of the contributors to intrinsic low-order harmonic 
distortion are: 
n Non-linear effects due to dead time, device volt drops [72], [73] current limit and 
filter choke saturation. 
" Limited PWM resolution. 
" Finite loop time. 
" Finite loop gain. 
" Measurement inaccuracies. 
" Lack of stiffness in the DC-link resulting in excessive current/voltage ripple. 
s DC link voltage imbalance in MLls [63]. 
From a control perspective these are intrinsic system perturbations. Extrinsic sources of 
low-order harmonic distortion include the effects of connection to a weak and distorted 
grid. The distorted grid voltage acts as an external perturbation. 
Clearly both intrinsic and extrinsic system perturbations impede the control task, 
resulting in a distorted output current with steady state amplitude and phase error. The 
focus of this investigation involves the extrinsic effect of grid distortion on the inverter 
current output. Significant effects such as the DC-link voltage ripple, was minimised by 
employing relatively large capacitors. 
5.1.1 -A tracking problem. 
In an ideal GCI system with PI current control, the controller would track the reference 
sinusoid with low error at fundamental frequency and good dynamic response. In a real 
system, tracking deficiencies in the controller lead to non-zero error and increased 
levels of low order harmonic distortion in the current output. In addition, imposition of 
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a distorted grid voltage will induce further output cuffent distortion, the level being 
determined by the ability of the inverter control loop to reject the various harmonic 
components. Fig 5.1.1 shows simulated inverter waveforms for passive (resistive) to 
active loading where a pure sinusoidal fictitious voltage is used as the active load. It is 
clear that grid voltage with no harmonic distortion can result in significant inverter 
output current distortion due to the perturbation effect on the inverter control systern. 
1c)() 
so 
EM3 
40 
20 
IF C) 19 
-20 
-40 
Inverter output voltage 
_1 VIl-1 
8 
4 
3 
2 
1 
10 
-1 
-2 
-3 
-4 
-5 
t3LJ 
60 
40 
20 
20 
-40 
-IBO 
-80 
lout / I- 
143 ut 
Active 
u 
co cti 
load 
conne cti 
fictious pure sinusoidal active load 
0 
0.01 0.02 0.03 0.04 0. CH5 0.06 0.07 0.08 0.09 
time. sac 
Fig 5.1.1 - Simulated inverter waveforms from passive to active loading. 
The above simulation shows that the inverter output current and the reference almost 
coincide when passively loaded whilst on active loading a steady state error appears. 
An obvious solution would be to increase the bandwidth of the PI controller, for 
example by increasing the proportional gain. Twinning et al in [74] showed that 
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although current distortion will decrease as the system bandwidth increases, system 
stability requirements will ultimately determine the upper bandwidth limit. Increased 
system bandwidth also decreases the noise immunity of the system as forward transfer 
path bandwidth widens, even small levels of high frequency measurement noise could 
be amplified and coupled to the output. 
Another approach would be to utilize active filters and/or harmonic traps for pre- 
determined harmonic components. This however has a cost impact, which reduces the 
commercial viability of the inverter system. lt is, therefore, worthwhile investigating 
control system modifications which if realized, improves tracking and increases 
rejection of external voltage disturbances without additional hardware costs. 
Before a theoretical analysis of a GO system is done choice of output filters and control 
techniques will be discussed followed by a review of available inverter control schemes. 
In the next sub-section measures of output filter and inverter control performance is 
discussed. 
5.1.2 - Concept of harmonic impedance (Zi, ) and dynamic stiffness (yi,, ). 
Sensitivity of current controlled inverters (CCI) to grid voltage harmonics can be 
investigated by calculating its "harmonic impedance" [74] in the frequency domain, i. e. 
the relationship between an applied han-nonic voltage disturbance and the resulting 
harmonic current. 
Vd (s) 
Z(s) = 
(s) 
(5.1.1) 
High harmonic impedance results in a relatively small harmonic current in response to a 
harmonic voltage disturbance and it is thus a useful measure of the system's disturbance 
rejection capability. If the inverter is voltage controlled (VCI) then its robustness to grid 
disturbances is assessed through dynamic stifffiess [75]: 
I 
ý,, (S) VOW (S) 
(5.1.2) 
A passive method of achieving increased harmonic impedance in a current source 
inverter is to increase the output impedance of the line filter as will be shown next. 
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5.2 - Choice of line filter. 
The purpose of a inverter line filter is to filter out undesired switching frequency 
components from the output current. If the inverter is to be grid connected then the line 
filter is also expected to impede external grid voltage distortions affecting the inverter 
control. In this case a3 rd order LCL filter is preferred to a2 nd order LC filter. Fig 5.2.1 
compares Bode plots of output impedance of the two filters and it is clear that the LCL 
filter provides high impedance for low order and significantly high impedance for 
higher order harmonics. Moreover the former offers improved harmonic suppression at 
lower switching frequencies, which is a significant advantage in high-power 
applications. Considering the significance of these two advantages a LCL filter is used 
for the experimental inverter set-up described in this thesis. This however is not without 
penalties. First, it is clear that the filter order has increased to 3 with the LCL type as 
opposed to 2 with the LC type (see fig 5.2.1). Loop tuning for a2d order system is 
straightforward using well known classical control theory. However 3rd order systems 
are more difficult to tune partly due to reduced phase margin increasing sensitivity to 
control parameters and grid resonance. 
Secondly, as shown in fig 5.2.1 the LCL filter induces undesirable resonance conditions. 
Series and parallel resonance frequencies for the LCL filter is given by: 
I F= 1.027 kHz (5.2.1) I 2.; r LI. C 
1.7 kHz (5.2.2) 
2.; r 
rýP*±L 
2 
Although series resonance is beneficial parallel resonance will lower the system's 
impedance to grid harmonic voltages compounding distortion and inducing unstable 
current output. Moreover depending on the load and its proximity to the inverter-grid 
interface these resonance frequencies could shift, complicating the control system 
design. 
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Fig 5.2.1 - Comparison of output impedance of LCL and LC filters. 
The system resonance is limited only by equivalent series resistance (ESR) of the filter 
inductor and capacitor. Where this is inadequate, a damping resistor in parallel with 
inverter output is added. But since this increases dissipated power, which lowers the 
efficiency of the inverter, its application is limited. An alternative and a more efficient 
solution is active shaping of the system frequency response through control. Different 
controllers and state feedback/feedforward schemes are simulated and assessed via 
Bode plots for optimum system frequency response. For simplicity it is assumed that the 
effect of component tolerance is minimal and if considered would require a more 
complex robust control approach. 
As of now, solutions to resonance issues for grid interfaced inverters are driven only by 
market demand for reliability rather than regulatory standards. More studies into active 
resonance control will be necessary with the current trend in growth of distributed 
power sources connected to the grid. 
116 
Chapter 5- Improving GO performance through control 
5.3 - Voltage controlled vs. current controlled inverter. 
In most medium and low power drives and power systems applications voltage 
controlled inverters (VCI) have extensive use mainly due to high dynamic performance 
and low cost in the power range concerned. Particularly in UPS applications [75], [76] 
VC1s have extensively been used due to the relatively predictable load and requirements 
for high dynamic performance. A GO with voltage mode control would generate an 
ideal sinusoidal voltage output with the output current quality reliant on the grid voltage. 
If the grid is weak, the inverter's low impedance towards grid voltage would result in 
severe degradation of the injected power. 
On the contrary, in a current controlled inverters (CCI), output current quality is less 
influenced by the grid voltage thus improving the quality of injected power. 
Prodonovitch et al in [77] presents a detailed analytical proof and experimental results 
of a voltage and current source inverters coupled through a transformer to the grid. The 
author also claims the damping effect provided by CCI on undesirable parallel 
resonance found with VCL 
It is also well known that VCIs exhibit poor damping particularly at low load [78]. An 
inner current loop is often used to increase damping but increasing the inverter 
complexity. CCIs on the contrary have an inherent damped response. They could well 
operate at low load or near short-circuit conditions. Moreover CCIs have disturbance 
rejection ability in addition to inherent output short-circuit and overload protection 
which is beneficial in GO applications. 
However, the CCI is not without its own drawbacks. It requires more filtering effort 
(LC or LCL) which in turn demands more complex schemes of inverter control. 
5.4 - Demands on GCI control techniques. 
With the rising number of distributed power sources of increasing power levels 
connected to the power grid (particularly in remote areas) their effect on power quality 
and reliability has attracted concern of the power regulators. Although most inverters 
have similar requirements for their intended applications the priority of requirements 
will differ by application type. The following is a summary of control demands for a 
modem GCL 
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0 Precise tracking of the reference with minimum steady state error 
n High output impedance to grid voltage disturbances 
a Insensitive to dc-link voltage abnormalities (i. e. voltage ripple, voltage 
imbalance in MLIs (see sec 6.3.2)) 
" Maintain a reasonable level of power quality at low demand 
" Active resonance damping 
" Good dynamic performance 
Optional: 
m Active VAR compensation at PCC 
The first four requirements are power quality related whilst the last two determine the 
reliability of inverter operation. 
The fact that these features are primarily achieved through control means its impact on 
inverter cost is kept to a minimum. From the requirements it is deduced that the inverter, 
besides producing power, free of distortion should also act as a power conditioner at the 
point of common coupling (PCC). All of the aforementioned requirements are met in 
the GO designed in this thesis. 
In the next sub-section a review of control methods used by other authors will be done 
with an emphasis on reference tracking and disturbance rejection. 
5.5 -A review of control techniques for GCIs. 
Most commonly used controllers for inverters with active loads such as UPS, GCI, and 
active filters can broadly be divided in to linear and nonlinear [79]. The first includes PI 
(stationary and synchronous), state feedback controllers and predictive techniques with 
constant switching frequency. The second category covers hysteresis, sliding mode 
(SMQ and optimum control methods where switching frequency is variable. In addition 
to these, newer control techniques such as neural network and fuzzy logic based 
controllers are being increasingly researched [80], [81] though with limited practical 
application, mainly due to the excessive computational requirements. 
All of the above methods attempt to tackle a common problem: i. e.; inadequate tracking 
of reference sinusoid amidst external perturbations (voltage or current) because of fmite 
forward path loop gain at fundamental frequency. Control loop gain is restricted due to 
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stability reasons. The result is reflected in poor disturbance rejection and steady state 
error, which distorts the inverter's generated power. 
The objective of numerous research projects in the past has been to develop high 
performance controllers capable of precisely tracking a sinusoid, producing a 
harmonically superior current/voltage output from an inverter. Some of the widely used 
control techniques are described in brief below. 
5.5.1 - Linear controllers. 
A -feedback controL 
Conventionally used as regulators for single phase inverter control, the method 
compares a reference sinusoid with the state variable feedback generating an error 
signal for a PI controller (fig 5.5.1) [79]. This relatively simple control method is 
borrowed from DC control theory and its application to AC systems results in an 
unavoidable steady state amplitude and phase error created due to finite gain at the 
fundamental frequency. 
IT 
1* 
grid 
Fig 5.5.1 - Stationary PI controlled single-phase GCI. 
B- Synchronous vector controL 
A solution to performance reduction in stationary frame control is the vector control 
scheme applicable only to three-phase systems. The scheme was primarily developed to 
obtain superior dynamic performance of three-phase AC machines by emulating DC 
machine control. In this scheme, the state variables are mapped in to a frame, 
synchronous with the rotating AC field, which is effectively seen by the regulator as DC 
quantities. A typical scheme is shown in fig 5.5.2 [79]. 
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Fig 5.5.2 - Synchronous PI controlled three-phase GCI. 
For such a scheme the integral action of a simple PI control would provide theoretically 
infinite gain at DC, resulting in zero steady-state error and superior dynamic 
performance. In reality however tracking error would still exist due to control delays 
and PI controller bandwidth limitations. Moreover the scheme requires higher 
computational overhead for reference frame transformation and is not readily applicable 
in single-phase inverter control. 
P+ resonant controller. 
The method could arguably be considered 'vector control for single-phase systems' due 
to similarity in performance with three-phase vector control. The controller (5.5.1) [82] 
essentially is a resonant type achieving infinite gain at resonant frequency cor I which in 
theory reduces the steady-state error to zero. 
KI. s H(s) = Kp +22 (5.5.1) 
The controller can be implemented with less computational overhead compared to 
vector control used in three-phase. The ideal controller in (5.5.1) which is loss-less 
cannot be practically implemented due to finite precision in digital systems [83]. 
Therefore the authors proposed a practical alternative where the ideal integrator of a PI 
controller is approximated by a high gain low-pass filter. 
This yields a regulator of a damped-resonance type: 
H(s) = K, 
KI. ct)culs (5.5.2) 2 2. co s+ Ct) 
2 
cut *r 
Where O)cut is the low-frequency cut-off. 
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Zmood et al in [82] demonstrates through Bode plots that the controller (5.5.2) behaves 
as a proportional element at higher frequencies and does not alter the stability margins 
of the overall system. It is also shown that the cut-off frequency CO cut 
is proportional to 
the Q-factor and should be minimum to maintain adequate gain. 
Unfortunately the apparently ideal regulator has one drawback. The gain benefit is 
ideally at resonance frequency, i. e. 50 Hz. Slight frequency deviations typically of-: L 1% 
[15] are normal in GCIs, , particularly the ones connected to weaker grids. As was 
shown in chapter 2 the inverter's PLL dynamically tracks these changes in order to be 
effectively synchronised to the grid. Consequently with P+resonant control these 
frequency deviations would be perturbation to the control system leading to loop gain 
reduction, degrading control and with it the power quality. Increasing the cut-off 
frequency would appear to broaden the frequency response in the vicinity of the 
resonant frequency. Unfortunately this also reduces the regulator gain making the 
response worse. As was proposed in [82] the only way of reducing the frequency-gain 
sensitivity of the regulator is to increase K, . However this is expected to reduce the 
system's stability margin exposing it to parametric variations. 
5.5.2 - Non-linear controllers. 
A- Hysterisis control. 
Moving on to non-linear controllers, hysteresis control has widely been used due to its 
simplicity and robust performance. The implementation derives switching signals by 
comparing the error signals with a pre-defined tolerance band. An important feature in 
this method is that it produces a varying modulation frequency for the inverter, which 
requires complex filter design and generation of undesirable resonances on the grid. 
Moreover fixed band hysteresis control generates greater current ripple. An example of 
this is demonstrated by Zmood et al in [84], comparing synchronous PI and stationary 
P+resonant control for the same effective switching frequency. Improvements have 
been proposed to vary the hysteresis band by means of a PLL or feedforward action 
achieving fixed modulation frequency [79], [85]. It is noted that in applications such as 
drives and rectifiers such control complexity may not be required. In cost effective 
power systems applications where output filtering should be kept to a minimum, fixed 
band hysteresis control perhaps would prove disadvantageous. 
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B- Sliding mode control (SMQ- 
SMC is often considered as an extension to the hysteresis concept but with superior 
performance requiring no additional control complexities. The principle of SMC is well 
known for its simplicity, system order reduction, robustness to various system 
perturbations, optimum dynamic response and zero steady state error [86]. In the 
controller, the control error with a gain Ks,, c is added to its derivative and fed to a 
hysteresis comparator. The order of the controller and hence degrees of control freedom 
can be increased by adding higher order derivatives of the error. The decay rate 
(transient time) is proportional to IlKs,, lf the condition for the existence of the sliding 
manifold/surface (i. e. S -& 0) is satisfied then the control error Esmc would reach zero 
according to: 
-t 
Esmc = Esmc (0). exp 
Ksmc (5.5.3) 
By virtue of the control technique, maximum gain (theoretically infinite) is imposed on 
the system for a non-zero control error. Also by defi-nition the error would only decay 
exponentially (5.5.3), thus excluding transient over/undershoots found in conventional 
control systems. 
SMC has conventionally being used in UPS applications where they are often required 
to generate undistorted voltage under non-linear loads connected to weak supplies with 
good dynamic performance [87]. Tsang Li Tai et al [88] reports a high performance 
UPS inverter with two loop cascaded SMC. A detailed design of current and voltage 
controllers is presented. Practical results demonstrate that even with a 30% supply 
voltage dip due to battery discharge output voltage drop is held within 10% with 3.6% 
THD. 
One major drawback of practical SMC is the chattering phenomena [86]. This is 
inevitable when direct digital implementation of continuous SMC with imperfect 
switching of discrete power devices. A solution was proposed in [89] using so called 
equivalent control where adaptive and seamless transition between classical PI and 
SMC is performed depending whether the system is in steady state or in transient 
process. As SMC is only required to reach the steady state in an optimal manner, PI 
control is sufficient thereafter for chatter-free operation. 
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Table 5.5.1 below provides a comparison of the control techniques discussed thus far 
according to a variety of performance criteria. 
Table 5.5.1 - Comparison of control techniques for inverters with active loads. 
excellent, +- good, o- satisfactory) 
Control technique 
Stationary Synchronous Stationary Hysteresis Sliding 
criteria 
frame PI frame PI frame mode control 
P+resonant 
fundamental 
steady state 0 + + + + 
error 
dynamic 
0 + + + ++ 
response 
harmonic 
0 + + 0 0 
ompensatio-n 
simplici ty 
+ ++ ++ 
disturbance 
rej ection + ++ ++ 
capability 
The methods briefly described above are common in inverter control with active loads. 
Regrettably other schemes such as model based control [90], deadbeat control [79], state 
feedback control [75], and repetitive control [91] cannot be discussed here due to limit 
in space. 
To summarise, the choice of method must be made, weighing performance benefits 
against additional costs with due consideration to application requirements. For example, 
static UPS sourcing critical non-linear loads would benefit if a non-linear controller 
such as SMC is used. Inherent robustness and good dynamic performance of SMC 
would satisfy the stringent performance required by the UPS. Equally for a GCI, the 
use of the same controller could excite resonance in the grid caused by variable 
modulation frequency. Therefore a linear controller with feedforward disturbance 
rejection would better suite the latter's needs. 
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In the next sub-section two new control methods providing active resonance damping 
and increased disturbance rejection are proposed and discussed. Benefits and limitations 
of the methods are analysed through simulation followed by experimental verification. 
5.6 - System description. 
Fig 5.6.1 shows the schematic diagram of the experimental inverter system used for the 
investigations in this thesis. The set-up consists of a 3-level half bridge current 
controlled inverter connected to the grid via a LCL type filter. The basic system uses 
output current feedback whilst other feedback and feedforward state variables shown in 
fig 5.6.1 are potential control options described later. Salient parameters for the system 
are shown in table 5.6.1. 
3-level half bridge 
VL'R' 
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Iind 
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IOut 
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Fig 5.6.1 - Grid connected current source inverter system with L-C-L filter. 
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Table 5.6.1 - System parameters. 
Utility voltage 50 V nns, 50 Hz 
Average DC link voltage ± 100V 
DC link capacitance C1, C2 2530, uF 
Inductor L 1.2 nlH 
Inductor L' 0.5 mH 
Filter capacitor C 20 pF 
Inductor resistance R, R' 0.5 Q 
Sampling frequency, f, 20 kHz 
Switching frequency, fswitch 10 kHz 
It is noted that the experimental set-up is a low power inverter with low Q-factor 
inductance. 
5.7 - Mathematical analysis. 
In this section, transfer functions of various control schemes are derived and used to 
compare anticipated steady state and dynamic performance before proceeding to 
simulation and experimental verification. A mathematical model describing the grid 
connected current controlled PWM inverter may be written in the following form: 
Vin = Vc + L. 
Sin 
+ R. Iind dt 
Vc = Vgrid + L'. 
diout 
+ lout. R' dt 
k=C dVc dt 
Assuming the switching frequency is high enough to neglect the inverter dynamics 
(effective value is 20 kHz due to unipolar modulation), a block diagram of the 
equivalent circuit based on (5.7.1) may be constructed as shown in fig 5.7.1. Note that 
the supply inductance is neglected, as it is much smaller than the filter inductance. 
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Fig 5.7.1 - Block diagram of L-C-L output filter. 
With some manipulation, the above system may be reduced to a3 rd order plant and an 
external disturbance with the output current, controlled by a Pl controller, as shown 
in Fig 5.7.2. For simplicity of analysis, PWM inverter is represented by a gain K, which 
is reasonable for this case, where the switching frequency is relatively high. 
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f(Ls +R) Cs +IV gild 
(Disturbance) 
Fig 5.7.2 - Reduced order system with PI output current control. 
The reason for representing the GO system as a regulator - plant model (fig 5.7.2) is 
that then the disturbance( Vgrid ) to output (Iout ) transfer path is clearer and effects of 
Vgridand its point of action becomes more evident. 
The harmonic impedance of a GO system with output current feedback is written 
annulling the reference current I*: 
Vgrid L-L'Cs 4+C (L., ff+L'-R)s'+(RK. C+L'+L)S2 +(R'+R+K. Kp). s+K,. K 
zilý. 
Oul -= Iout LCS3 +RC . S2+S lout 
1 
(5.7.2) 
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5.8 - Simulation study. 
The closed loop GO is simulated in the discrete time domain using a Matlab/Simulink 
model (fig 5.8.1) based on the reduced order system of fig 5.7.2. Inverter switching 
dynamics were introduced by modelling a unipolar PWM 3-level inverter (proposed in 
chapter 4) based on its switching states. Second order effects such as sample and hold, 
measurement delays and quantization effects were included in the simulation to 
accurately model a practical inverter. A replica of the distorted supply voltage in the 
laboratory was modelled and used as a typical practical voltage with harmonic 
distortion (harmonic spectrum shown in fig 5.11.5). 
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Simulation parameters are the same as for the experimental GO shown in table 5.6.1. 
Referring back to fig 5.7.2, with some mathematical manipulations transfer characteristics 
of Vgrid versus Iout can be written as: 
IOU/ 
Vgrid. 
s. (L. C. s' + R. C. s + 1) (5.8.1) 
G(s) 
Where 
G(s) = L. L' C. S 4+C. (L. R'+ L'. R). s' + (R. R'. C + L'+ L ). S2 + (R'+ R+K. Kp). s + KIX 
(5.8.2) 
An interesting observation can be made by close inspection of (5.8.1). Introducing a pure 
sinusoid as Vid results in a droop/surge in the output current due to the derivative effect 
of (5.8.1), leading to a deformed Iou, * Moreover since the output current is related to higher 
order derivatives of V id , higher rate of change in load can result in a severe dip or surge t, 
(even for small values of L and Q in lou, , An extreme case of this is a load transient 
dt where 
dV dl If Vgid is harmonically distorted then its rate of change is low dt 
compared to a sudden transient, yet will impose deformations in Ioul, Thus it is clear from 
the control system that inclusion of even an undistorted V grid could considerably 
deformIou, as was shown in fig 5.1.1. The current controller's task is to minimise this 
tracking error although the required control effort will increase with external perturbation 
(V 
grid ) and more so due to its degree of distortion. 
The foregoing problem has led much research in to reducing the control effort by feeding 
various state feedforward and feedback signals in to the control loop. 
In this work, two novel inverter control strategies are proposed based on a passive and an 
active control technique. Thefirst method involves the use of inductor currentfeedback as 
opposed to output currentfeedback in order to increase the inverter's harmonic impedance 
to Vgrid whilst the second method uses feedforward control to improve disturbance 
rejection. The proposed methods were first mathematically analysed, modelled and 
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simulated in Matlab-Simulink, before implementation in real time. Base values for control 
parameters were found through simulation for a range of assessment criteria (sec 5.10). 
It is expected that the combination of these two methods would improve output current 
spectral quality and inverter perfonnance in general. 
5.9 - Choice of feedback: inductor current vs. output current. 
Most commercially available current source GCIs use either the inductor current( 
Iind ) or 
the output current (Ioul ) as the controlled quantity, the choice normally being made on cost 
grounds. For example, some inverters use one current sensor to sense inductor current for 
both over current protection and current control. On the other hand output current feedback 
in high power GCIs would incur control instability. This is because the high current 
capacity output inductors used in them have very little internal resistance hence low 
damping on the higher order control loop. The following section analyses the inverter 
control system with inductor current (Ii,, d) as opposed to output current (I., ) as the 
controlled quantity, and explains why the former is better in terms of injected power 
quality for a low power GCI. 
The control system of fig 5.7.1 may be modified to use inductor current feedback as shown 
in fi Ly 5.9.1. 
Fig 5.9.1 - Overall control diagram of the GCI with inductor current feedback. 
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The corresponding harmonic impedance for the control system is then given by: 
Zin = 
vgri4 
= IoUt l 
lind 
_[L. 
L' C 
. S4 + 
C. (L. K+L'R + Kp. K. L'). s' + (C. (R-ff+Kp. K. R'+K, X-L') + L'+L). s' + (R+R + K. (CK,. K'+Kp»s + K, X 
[L. Cs' + (R + Kp X). CS + (1 + CK, X)] 
The variation of the system's harmonic impedance is shown for both Iout and Iind 
feedback in the bode plot of fig 5.9.2. Controller parameters of Kp= 0.076ý 0.028 VA' 
and K, =215,66.5 VA `S -' were used to optimally tune the system for Iind and Iout 
feedback respectively. 
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Fig 5.9.2 - Bode plot comparing frequency responses of harmonic impedance Zý, with 
Iind and Iout feedback. = 1.027 kHz, f,,,, p-lhd = 1.7kHz . 
The lower value of integral gain employed in the case of output current feedback reflects 
the reduction in current loop stability that occurs when the output filter is included in the 
loop. As a result, for frequencies below 400 Hz, the harmonic impedance and hence the 
rejection capability of the system, is lower when using output current feedback. For 
example at 50 Hz the harmonic impedances are 100 f2 and 52.9 Q for inductor current an 
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output current feedback respectively. Consequently, the inverter output current (I,,, t) can 
be expected to display lower harmonic distortion when using inductor current feedback. 
The relatively low harmonic impedance evident when using output current feedback can, 
in part, be attributed to the presence of both series resonant and parallel resonant terms in 
the expression for harmonic impedance in (5.7.2). Although the series resonance at 
1.027 kHz (5.2.1) is desirable, the parallel resonance at 1.7 kHz (5.2.2) will amplify 
voltage grid harmonics and distort the current output. By way of contrast, when using Iind 
feedback, more uniform harmonic impedance is obtained in the region of concern, 
principally because the feedback variable Iinj is decoupled from grid-voltage disturbances 
by the effect of the LC filter in the reverse transfer path. Nonetheless values of han-nonic 
impedances tend to coincide beyond 10 kHz. In reality, however, levels achieved would be 
less due to sampling delays inherent to the real time control loop. 
5.10 - Performance assessment. 
Performance of different control strategies is assessed through four criteria. Viz. 
1. THD 
current error 
3. RMS current error [5.22] 
4. output current harmonic spectrum. 
I- Total harmonic distortion (THD) reflects the controller's capability of eliminating 
harmonic distortion of the injected current. Experimental waveforms were downloaded to 
Matlab where an m-code programme acquired 15 full cycles of the waveform sampled 
with ns sampling time and THD evaluated up to the 200th harmonic. However it should 
be noted that total current distortion is poorly represented by THD as different distortion 
features are lumped in to one number. Therefore three additional criteria are used for more 
precise assessment of control strategy performance. 
2- The control scheme's ability to eliminate amplitude/phase steady state and dynamic 
tracking error from the output current is assessed through current error. 
ioul (5.10.1) 
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Current error is particularly useful since the differences of output current waveforms were 
always too small for analysis. 
3- Root mean square (RMS) current error [102], on the other hand, relates energy in the 
tracking error and is depicted as a value in Amps. It is evaluated on a cycle-to-cycle basis 
in the control programme, filtered and converted via a DAC for display. 
eRMS =Vf 
(I * 
_, out 
)2 
(5.10.2) 
This was used throughout the investigation in locating optimum values of Kp and K, for 
steady state loop tuning. Unfortunately it cannot be used in the transient mode since its 
filter time constant is larger than the transient time. 
4- Finally the most informative of measures, output current harmonic spectrum, depicts the 
harmonic energy distribution along different frequency components. Real time FFT 
function of a HP 54602B scope is used for harmonic evaluation whilst care has been taken 
to avoid spectral leakage (Gibbs effect) due to non-integer cycle data acquisition. 
Optimum performance for different control strategies was achieved first, by adjusting 
controller parameters based on RMS current error criterion and then fine-tuned through 
current spectrum assessment to meet IEEE 929-2000 [15] harmonic standards. 
The two feedback schemes were realised using the experimental setup shown in fig 5.6.1. 
LEM type closed loop Hall current sensors were used for feedback current acquisition with 
signal conditioning electronics to match the ADC input of the controller. It was found, for 
the Iid feedback, that placing the LEM sensor after inductor L rather than before it, 
reduced unwanted switching noise effecting signal acquisition. 
5.11 - Experimental results. 
5.11.1 - Steady state performance. 
Figs 5.11.1 and 5.11.2 show inverter steady state current output for I,,, t and Ii,,, i current 
feedback respectively. For all tests operational parameters are as shown in table 5.6.1. The 
inverter injects 50 Hz 5A rms current to a 50 V rms controlled laboratory grid (voltage 
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spectrum shown in fig 5.11.5). The harmonic content of the grid voltage was stable 
throughout the course of the measurements. 
ý"Vll -2 ýboomv a . 5V ; -8.00S 5,00'S'/ fl STOP 
illul 
.......... : ... ..... 
............... ..... ......... 
oil, lýý4 
ýaVq(1=748. OmV 
1 bUU'V" -Z bQ(Yv" tZ RUN v 
lout 
: .......... ............. ... ....... 
.......... ......... 
.......... ......... ..... ........ ...... 
0 poi 11 A. -T T- I 
VavQ(4)=14R. 7mV 
Fig 5.11.1 - Inverter output current Fig 5.11.2- Inverter output current (ioul ) with lou, feedback. (i,, 
u, 
) with Iind feedback. 
Kp=0.076 VA-11 Kp=0.028 VA-15 
K1=215 VA-'S-1 
time base: 5ms/div 
K1=66.5 VA- I S-1 
trace 1: inverter current reference 
tracel inverter output current 5A/div 
trace4: Current error 1A/div 
trace3: RMS current error 0.5A/div 
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Frequency base: 244 
Hz/div 
Vertical scale: 10 dB/div 
Sampled at: 5 Ksa/sec 
Fig 5.11.3- FFT of inverter output 
current with 
Iout feedback. THD= 6.4% 
fft(Z) I. LLZKH2 ýý. 44KH2 
I- 
Frequency base: 244 Hz/div 
Vertical scale: 10 dB/div 
Sampled at: 5 Ksa/sec 
Fig 5.11.4- FFT of inverter output current 
( Ioul ) with, indfeedback. 
THD = 4.5% 
RMS current error values shown depicts a clear improvement in steady-state error 
performance with Ij, d current feedback control. The difference is also evident both in 
calculated THD values and in current harmonic spectra shown in figs 5.11.3 and 5.11.4. 
Frequency base: 244 Hz/div 
Vertical scale: 10 dB/div 
Sampled at: 5 Ksa/sec 
Fig 5.11.5 -Grid voltage harmonic spectrum, THD = 5.4% 
In fig 5.11.3 and 5.11.4 odd harmonics from 3 rd , through 7 
th are seen to dominate both 
spectra although the odd harmonics from 9'h to 
II th are clearly attenuated when using 
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inductor current feedback. The effect is also observed in the low ripple in the current error 
of fig 5.11.2. However a steady-state phase error still exists. The overall THD with 
inductor current feedback is calculated to be 4.5% compared to 6.4% with output current 
feedback, representing a reduction of 29.6%. 
5.11.2 - Current demand transient performance. 
Figs 5.11.6 -a and b shows the transient perfon-nance for I,, t and 1j, d feedback control 
with a step current demand from 6A rms to 3A rms at full load. It can be seen that output 
current feedback invokes an oscillatory response for a change in demand whereas the 
transient with inductor current feedback dies down almost instantaneously. Moreover the 
current error remains almost unchanged in the latter case implying better dynamic 
performance. 
lu 
I.; out, . ............... 
"1 
time base: I Oms/div 
trace2: inverter output current 5A/div 
trace3: Current error 2A/div 
time base: I Oms/div 
tracel inverter output current 5A/div 
trace3: Current error 2A/div 
(a) - with 
I,, t feedback (b) - with Ii, d feedback. 
Fig 5.11.6- Inverter current output dynamic response for a demand of 
6A rms to 3A rms. 
However a steady-state phase error component exists as seen in fig 5.11.6, particularly at 
low load. Source and elimination of this error is discussed in section 5.12. 
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5.11.3 - Load transient performance. 
Figs 5.11.7 a and b below show the inverter's transient perfon-nance for I,,,, and ý"nd 
feedback control from no load to connection to a 50V rms grid. 
30.0- IQ vs, / bngl 30. OM 10 
IftI "1' 
time base: 5ms/div time base: 5ms/div 
tracel inverter output current 5A/div tracel inverter output current 5A/div 
(a) - with I,, t feedback (b) - with Ij,, j feedback. 
Fig 5.11.7 - Inverter load transient perfonnance. 
feedback clearly induces initial current oscillations in excess of I OA (peak) lasting for 
about 1 Y2 cycles. For high power applications this could lead to a trip-off condition. ln 
contrast I ind feedback generates a damped transient response, although the transient time 
has increased to nearly 2 cycles. 
It is noted that the results only represent inverter dynamics whilst PLL lock-in dynamics 
are excluded. This is done by inserting a lOms delay in the programme code after initial 
lock-in, prior to energising gate drive signals. Note that the synchronising voltage is 
continuously sensed with the transducer located after line switch. Also the integrator in the 
PI controller is reset on each lock-in avoiding accumulative errors inducing excessive 
oscillations/overshoots. The total inrush current is thereby reduced increasing reliability of 
grid connection. 
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5.11.4 - Robustness. 
Another important observation was made while tuning the loop with Iind and I,,,, t feedback 
for optimum performance. The system's sensitivity, both in steady state and in transient, to 
fluctuation in Kp9KI or V,, c (effectively the 
forward path gain) was significantly high 
with i Oul compared to I ind 
feedback operation. Experimental waveforms of Figs 5.11.8 
through 5.11.10 depict this for the two feedback schemes. Note that current reference -I 
* is 
superimposed in all plots. 
ýbWy" b, W'5'1/ 
................... 
I ý50QIVI 2 ý5wmv rb. 00's 5. QQ'S/ fl RUN 
... . ........ ......... ......... ......... ......... 
.......... ............ ....... ...... 
......... ........ 
....... .......... 
(a) (b) 
Fig 5.11.8 - Inverter current output with i,,., feedback for 20% increase in Kp. 
K, =260VDC= ± 85V, Vgrid=50V nns, 1.,,, =5A rms. Scale 5A/div. 
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p= 149 
....... . ....... . .. 
....... ...... ............ 
JF 
.................... ........ 
........... 
(a) (b) 
Fig 5.11.9- Inverter current output with i md 
feedback for 40% increase in Kp. 
K, =596 VDC =± 85V5 Vgrid =50V nns, lout =5A nns. Scale 5A/div. 
ýM 5.00,5/ fI RUN IF 
v, c=±85 V 
...... . ...... ................... ...... 
.... . ...... 
.......... 
................ 
AA 
(a) (b) 
Fig 5.11.10- Inverter current output with i ind (a) and i,,, (b) feedback for 20% 
increase inVDC. Scale 5A/div. 
By increasing K,,, ,KI or V, c the 
forward transfer gain of the system increases. The 
results indicate that with Iou, feedbackg oscillations at resonance frequency are 
superimposed with increasing forward transfer gain. This is due to reduced attenuation of 
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the inherent resonance peak via the disturbance-output channel found with I,,,,, t feedback 
control (fig 5.9.3), as the system bandwidth is increased. The output current becomes 
unstable for higher values of KP9KI orVDC * With the 
damped disturbance-output 
response due to Iind feedback control, higher bandwidth is attainable without losing 
stability. By usingIid feedback relatively larger positive swing of VIc (with no VDc 
compensation) is tolerable without distorting I,,, t. VDc however, should not fall below 
the rated minimum in which case inadequacy of DC Volts would distort Iout - 
The experimental results obtained above are in good agreement with analysis done in sec 
5.7 and demonstrates improved steady state (spectral quality), dynamic performance and 
increased stability (through resonance damping) of the GO when used with inductor 
feedback current control. 
5.12 - Improved disturbance rejection through feed-forward. 
Experimental results obtained so far show that although the harmonic content is reduced 
with the Iind feedback scheme, an error between the fundamental frequency signals of 
reference I* and Ioul (figure 5.11.2) still exist. The error has two components, viz. phase 
and amplitude error. The first component contributes to harmonic degradation whilst the 
second degrades the power factor of the inverter output. 
It was earlier shown that with Iind feedback, it is possible to increase grid impedance, thus 
reducing current amplitude error due to Vgrid. However a phase error between I,,,, and the 
reference I* is then introduced. This is because Iind is controlled to be in phase with Vgrid 
, id 
(effectively with I* which is locked hence imposing a phase shift between I,,,, t and Vgr 
to v, id ) due to filter capacitance. As seen 
from fig 5.11.6 (b), the effect is more apparent 
at low demand when capacitor current ic becomes comparable with, ind . For this reason 
the feedforward control scheme should not only reject grid disturbance effects but also 
reduce phase error caused by Iind control. First, the disturbance rejection feature of the 
scheme will be discussed. 
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In GCls, with inductive filtering, the control effort is proportional to the difference in 
voltage between the inverter and the grid. Therefore, it is sufficient to feedforward the grid 
voltage, V id into the system in order to reduce the effort on the controller. However, for gr 
GCls with LCL filtering the control system is more complex and the feedforward transfer 
function should be determined accordingly. As was shown earlier in fig 5.1.1, even with a 
perfectly sinusoidal grid voltage, the inverter output current would be distorted. Besides 
the Vg, id- I,,, transfer path effects, discussed earlier in sec 5.8, another possible reason for 
this could be finite loop delay and gain inevitable in digitally implemented control loops. 
In the proposed control scheme, the use of state feedforward of grid perturbations or a 
derived quantity is investigated to cancel its effect on the control loop. 
5.12.1 - feedforward controller design. 
Consider the system shown in fig 5.12.1 with the following notation substituting the 
transfer functions: 
C C. s 
L's + R' 
A=I 
(sL+R)+l 
1* 
--I 
117 
Ls +R 
Ls+R 
W, 
Kps + K, 
s 
W ff and a represent transfer functions for 
gnd voltage and capacitor current feedforward 
V L'R' 
Fig 5.12.1 -Overall control diagram of the GCI model with 
Iind feedback and possible 
options of disturbance feedforward (marked in dashed lines). 
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A method is considered based on using the knowledge of the external disturbance vgrid 
to 
predict the control effort required to cancel it. A similar concept is conventionally used in 
DC servo control where back-EMF feedforward is used to improve drive performance. 
Using the block diagram notation of Fig. 5.121 we can write: 
VC A (V. - D'V,, R' (5-12.1) 
VcV 
L'R' +V grid (5.12.2) 
Ioul = B(fý - 
Vg,, 
d) (5.12.3) 
V, = W'K(I* - I, + Iff (5.12.4) 
I Iind "-"' C V, +B VL'R' (5.12.5) 
where Iff is the feedforward tenn 
After some manipulation, an expression for Iou, can be found in terms of the current 
demand I*, tenn Iff and grid voltage (the disturbance) Vgid: 
AW'K (I*+ Iff)- (AW'KC'+ I)V,,,, 
I 
ýut 
B 
I+A (B + CjV'K + AD' 
The objective is to find w ff such that Vgid is eliminated from ,a condition that is 
satisfied when: 
Iff = 
AW'KC'+ Iv 
grid 
(5.12.7) 
AW K 
Substituting for block diagram symbols: 
Iff = 
sC'W'K + sC'(sL +R+I Výid 
WK 
For moderate frequencies and large values of (W K), (5.12.8) can be approximated by: 
(5.12.6) 
(5.12.8) 
With feedforward. applied, output current becomes: 
I 
ou, 
Iý 
-grid I+ 
A(B + C')W'K + AD 
(5.12.9) 
Equation (5.12.9) shows that disturbance voltage V,, id is eliminated from the inverter 
output current Iout . 
142 
Chapter 5- Improving GO performance through control 
However multiple differentiation is required in (5.12.8) to synthesise the feedforward term 
Iff This obviously is difficult to implement in practice, due to significant amplification of 
measurement noise inevitably present when acquiringV grid * An alternative method js 
therefore needed to decouple Vgid from I,,, t . 
5.12.2 - Feedforward using capacitor current. 
Before analysis it is worth to note that: I, feedforward actually amounts to positive 
feedback and in a large system with inductance with high Q-factor, this method would 
cause significant resonance in the output current. Thus the proposed scheme is applicable 
for reasonably low Q systems, i. e. low power GCIs. 
For moderate frequencies and large values of (WK), (5.12.8) can be approximated by: 
I 
ff - Sc, 
Vgid 
It is thus reasonable to consider whether the capacitor current IC can be used to provide a 
suitable approximation to the term Iff . Writing 
I= aI = aC IV= oe 
(v,,, 
+ VJ ff cc 
and substituting into the block diagram of Fig. 5.12.1 gives, after some maniPulation: 
'AW 
'K[ - 
(A W 'KC'(1 - a)+ I)Vý, d (5.12.12) VL'R' "": 
I+A(B+C'(1-a#V'K+AD' - 
Leading to BA 
W'KI *- (A W'KC'(1 - a) + 1)Výd (5.12.13) 
1+A (B + C(I - a))W'K + AD' 
(5.12.13) represents the characteristic transfer function of the full GO system when using 
Iind feedback and 1. feedforward. 
An interesting observation is that, when a=I, the situation is reduced to that obtained for 
output current feedback since the term exactly cancels the contribution of Ic to Iind (see 
(5.12.10) 
(5.12.11) 
Fig. 5.12.1): 
out 
ABW'KI *- BV grid (5.12.13) 
I+ABW K+AD 
It is thus possible to vary the loop characteristic from that of output current feedback to 
inductor current feedback, with or without, simply by altering the value of (x. 
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Furthermore, using (5.12.13) closed-loop system gain can be derived by setting V., id=O as: 
B AW K 
I+A (B + C(1 - a))W'K + AD 
(5.12.14) 
By substituting for the block diagram symbols we arrive at the following general 
expressions for harmonic impedance and closed loop transfer function obtained for fixed- 
gain capacitor-current: 
ziqc = V9r, * 
Ioudl, 
FLE. C.. ý'+C (LR+E. R+Kjpx. E(I - 3'+(C (Rff4l -aXKPX-ff+K, -ICE)) +f+L)s2+(R+R+Kýl 
P_Ml 
CS2 + I+ CK LCs'+(R+K a). .( 
Al-a))s 
T11 
(5.12.15) 
GI 
- 
I. 
- CS4 +C LW Lry + 
K(K, + Ks) 
S2 c" I* LE. (. + Kp. K. L'(1-a))s'+(C(RR'+(I-aXK,. K. K+K,. K. L'))+L'+L) +(, ff+R+K. ((I-a -R'+K, ))s + K,. 
K 
(5.12.16) 
Thus, the behaviour of the system with Iind feedback and I, feedforward can be described 
with respect to a: 
L Iout feedback 
01 Iind feedback lother 
5 
Ic feedforward compensation 
(5.12.17) 
It will now be shown how the effect of Vid on the inverter current output is eliminated by 
appropriate choice of (x. 
From a disturbance rejection perspective, the objective is to eliminate 
Vgrid from VL: 
R' . The 
value of (x suppressing grid voltage effects can be deterrnined as: 
+ 
sC (sL +R )+ 1 
A WKC KC (sK .+ KI) 
under these conditions output current becomes: 
IOU, 
B W'KI 
BWK+D 
(5.12.18) 
(5.12.19) 
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It is clear from (5.12.18) that a is frequency dependant and thus full implementation of 
the scheme would require a multi-term transfer function representation. However, for 
simplicity and convenience of implementation in a real-time environment, a simple gain 
was selected for a- It is clearly possible to define a number of values for a, depending on 
the user requirements to suppress low, moderate or high-frequency grid-voltage 
disturbance components from the output current. For frequencies below the comer 
frequency of the output filter the appropriate value of (x is given by: 
(5.12.20) 
KK IC 
while for moderate frequencies: 
az I+ 
R (5.12.21) 
KK p 
and for high frequencies: 
a+ SL (5.12.22) KK p 
The inclusion of the time derivative term in (5.12.22) excludes its direct practical 
implementation and with it higher order harmonic suppression. However, the output filter 
and line impedance is expected to provide adequate suppression of these higher order 
harmonics. 
5.12.3 - Optimization of control parameters. 
The theoretical harmonic impedance obtained for fixed-gain capacitor-current was given in 
(5.12.15). As was identified previously, the parameter a can be used to alter the loop 
characteristic from inductor current feedback (a = 0) to output current feedback (a - 1) 
and so (5.7.2) and (5.9.1) may be recognized as specific cases of (5.12.15) corresponding 
to a=0 and a=1 respectively. 
The behaviour of the system is analysed through Bode plots drawn for both control-output 
and disturbance-output transfer paths. Control-output path Bode analysis provides an 
insight into system bandwidth, dynamic response and resonance attenuation while 
disturbance-output transfer path indicates the system's disturbance rejection and resonance 
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due to load variations. In optimising the control parameters attention is drawn to the 
following: 
" Peaking of the control-output transfer gain at resonance frequency 
" Gain <1% at switching frequency (f,,, ) 
" higher grid impedance in the disturbance-output transfer path 
" active damping of undesirable parallel resonance in the disturbance-output transfer path 
Frequency domain analysis done in figs 5.12.2 and 5.12.3 shows the calculated effect of 
feedback/feedforward parameters on Zi, and Gcl of the GCI. 
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Fig 5.12.2- System harmonic impedance Zjý,, as determined by (5.12.15), for various 
feedback configurations. 
Fig 5.12.2 shows that resonance peaks/troughs on the disturbance-output channel for 
Iindand Iout are correlated to the LCL filter output impedances of fig 5.3.1. However by 
including i, feedforward and varying Kp, K, and a, significant attenuation of gain at 
undesirable parallel resonance frequencies can be achieved. The configuration shown in 
black offers maximum damping with grid impedance attenuation of around -5dB at parallel 
resonance from that of Iout feedback control (red). 
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Fig 5.12.3(a) - Closed-loop system gain, as determined by (5.12.16), for various feedback 
configurations. 
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Fig 5.12.3(b) - Closed-loop system phase response, as determined by (5.12.16), for various 
feedback configurations. 
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As seen from fig. 5.12.3(a), G,, of the GO does not significantly change for 
feedback/feedforward parameters chosen, except for trace shown in magenta, which results 
in lower system bandwidth and poor grid Impedance as shown in fig 5.12.2. The black 
trace gives a critically damped response while achieving a reasonable level of control 
bandwidth. This control option also provides over 60dB (0.1%) attenuation at switching 
frequencyfi, 10 kHz. 
Phase response of fig 5.12.3(b) shows that steady-state phase error at fundamental 
frequency is minimised when, either inductor current feedback and/or capacitor current 
feedforward is used. The analysis is in agreement with the experimental results obtained in 
sections 5.11.1 and 5.13.1. Better performance offered by, ind feedback compared to 
feedback is due to higher controller gains possible. It is seen from the Bode analysis that 
much better overall performance can be achieved by setting a close to (but less than) its 
optimum low frequency value given in (5.12.21), which is in this case 2.16. This has only a 
small effect on the closed-loop GO gain, Gcj as can be seen from fig 5.12.3. 
It is however noted that some deviation of performance of the real system is expected, 
mainly due to unmodelled dynamics and digital delay effects. 
5.13 - Experimental results with 1, feedforward. 
The final system, incorporating inductor current feedback and capacitor current, was 
implemented and tested in real time on the 3-level inverter described previously. The 
capacitor currentI,, a sample of which is shown in Fig. 5.13.3, was acquired using a 
current sensor with signal conditioning circuitry to reduce high frequency noise. The 
controller was tuned by first increasing the integral gain KI close to the limit of stability. 
The term, (x, was then increased until it was just less than the theoretical optimum given by 
(5.12.2 1) before finally adjusting the proportional gain, Kp, to fine-tune the dynamic 
response. The optimized values adopted in the practical controller were: KI=206, a=1.9 
and Kp= 0.016. 
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5.13.1 - Steady-state performance. 
Fig 5.13.1 represents the steady-state current output of the experimental system. Compared 
to fig 5.11.1 a significant reduction of both amplitude and phase current error is observed. 
1. ýf&H2 e. 44KMZ 
Frequency base: 
Vertical scale: 
Sampled at: 
244 HZ/ClIV 
10 dB/div 
5 Ksa/sec 
time base: 5ms/div 
tracel inverter output current 5A/div 
trace3: current error 1 A/div 
trace4: RMS current error 0.5A/div 
Fig 5.13.1 - Experimental waveforms with 
I, feedforward, Iout =5A rms 
Fig 5.13.2- Output current harmonic 
spectrum THD = 3% 
for lout =5 A rms. 
Reduction in amplitude error is reflected in reduced low-order han-nonic amplitudes in fig 
5.13.2 (compare Fig. 5.13.2 with Figs. 5.11.3 and 5.11.4). THD was calculated to be 3%, 
reduced from 4.5% without feedforward. It is expected that using DC-link compensation 
(which was avoided to minimise the number of transducers), the output current THD could 
be decreased ftirther. 
As seen from fig 5.13.1near-unity power factor operation agrees with the reduced phase 
error. 
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5.13.2 - Current demand transient performance. 
Fig 5.13.4 (a) represents the measured transient performance of the system for a step 
demand from 6A rms to 3A rms at full load (50Vrms grid). 
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Fig 5.13.4 - Comparison of experimental (a) and simulated (b) inverter current output for 
step change in demand of 6A rms to 3A rms. 
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Note that the response shown above is oscillatory although somewhat less compared 
to Iout feedback in fig 5.11.6-a. It is possible to increase the system's damping by adjusting 
the capacitor current feedforward coefficient a, at the expense of steady-state error. It is 
also clear from fig 5.13.4-a that phase error is minimised even at low current demand (the 
phase error at low demand is expected to rise as I, becomes comparable with, ind ). This is 
due to the predictive action of capacitive current feedfor-ward offsetting the error due to 
capacitor current. 
The close resemblance of the simulated and experimental waveforms of figs 5.13.4 (a) and 
(b) demonstrates the efficacy of the adopted simulation model. 
A drawback of the aforementioned feedforward scheme is that it suffers from system 
parameter dependency due to estimated filter capacitance (5.12.21) reducing control 
robustness. 
5.13.3 - Load transient performance with 1, feedforward. 
time base: 5ms/div 
trace2: inverter output current 5A/div 
Fig 5.13.5 - Inverter current load transient with I, feedforward. 
Fig 5.13.5 show the inverter's transient performance with capacitor current feedforward 
and inductor current feedback control from no load to grid connection. Comparing 
fig. 5.11.6-(b) with fig. 5.13.5, it is evident that feedforward control has reduced the 
transient time from 2 to i Y4 cycles, whilst maintaining a controlled damped response. 
In the case of inductor current feedback, higher transient time is due because Iid cannot 
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change before the control action is taken. But with feedforward control, Ic obviously 
provides the initial transient information through feedforward for a swift change in control 
action. 
5.14 - Effect of 1, feedforward at low power operation. 
A typical GO is often required to operate at low demand, for example a PV inverter 
operating at partial insolation and connected to the grid. Under these conditions the quality 
of the inverter output current waveform deteriorates and three main reasons are believed to 
be responsible. 
a. At low output current the voltage drop across the filter inductance reduces, 
requiring smaller range of PWM values limited by PWM resolution for accurate 
control. 
b. As PWM widths reduce on low demand, the chances of acquiring noise free current 
feedback signal degrade. This means feedback current measurement is limited by 
sensor acquisition resolution which again decreases the accuracy of control. 
c. Dead-time effects become more apparent at low demand as already reduced pulse a 
width near zero-crossing region becomes comparable with dead-time, causing 
flattening in the sinusoidal current which introduces odd harmonic distortion. 
A solution to mitigate the above effects is to increase PWM/current acquisition resolution 
and /or increase filter inductance. Increasing inductor size and/or PWM /current acquisition 
resolution is not cost-effective. In the experimental inverter, a compromise is found by 
using switching frequency of 10 kHz, 16-bit PWM and 12-bit ADCs. 
In addition to the factors given above, a component of distortion is also contributed by the 
presence of a distorted grid voltage (as was described earlier), the reduction of which is 
mainly influenced by increased control effort. It is this distortion component that was 
reduced using feedforward compensation. The results shown in Fig 5.14.1 show the effect 
of feedforward on the output current harmonic spectrum at low current demand levels 
while Fig 5.14.2 compares the THD as a function of output current. It is clear that the 
feedforward compensation scheme is effective in reducing the levels of low-order 
harmonic distortion at low output current levels, as well as at a nominal full-load. 
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Therefore, it is particularly well-suited to systems where operation at part-load can be 
expected as the norm. 
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Fig 5.14.1 - Effect of feedforward on output current harmonic spectrum with varying 
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Fig 5.14.2 -Effect of feedforward on inverter current THD. 
5.15 - Non-linear loading - rectifier load. 
Often inverters, either in stand-alone or grid connected mode are required to inject power 
in to non-linear loads or a combination of linear and non-linear loads. Non-linear loads 
distort the source voltage due to distorted current being drawn. The levels of distortion is 
measured through the crest factor, which is defined as the ratio between the maximum and 
the rms of current (> 1_2 for non-linear loads) and THD for front-end voltage. Disturbance 
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rejection ability of the inverter with the proposed capacitor feedforward control scheme 
was tested by loading the inverter with a bridge rectifier feeding a RC load (480 uF, 35 Q) 
in parallel with the 50 V rms grid supply. Trace 4 of figs 5.15.1(a) and (b) show the 
voltage at PCC (THD=10.1%) with the usual flattening of peaks due to high crest factor 
current drawn by the single-phase rectifier load. 
Trace I of Figs 5.15.1 (a) and 5.15.1 (b) compare the effect of feedforward compensation 
technique on the steady-state inverter output current of 5A rms (trace 1) injected to the grid 
under distorted voltage (trace 4). Effect of distorted grid voltage is reflected in both cases. 
However comparing their harmonic spectra in figs 5.15.2 and fig 5.15.3, it is clear that a 
reasonable reduction in low-order harmonic amplitudes is observed with capacitor current 
feedforward control. 
time base: 5ms/div 
trace4: PCC voltage Vg,. id IOOV/div 
trace 1: inverter output current 5A/div 
1 500-, 3 . 5v 4 . 5v ý-28.0's 5.00's/ R STOP y 
'000ý 
1.4 
Jeý 
time base: 5ms/div 
trace4: PCC voltageVgrid IOOV/div 
trace I: inverter output current 5A/div 
trace3: capacitor feedforward current 
I A/div 
(a) (b) 
Fig 5.15.1 - (a Inverter current output with rectifier load without I, feedforward. 
(b) -with 1, feedforward. (Iindfeedback used). 
Note the PCC voltage distorted due to rectifier non-linear loading 
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Fig 5.15.2 - Output current harmonic 
spectrum for fig 5.15.1 -(a), 
THD = 10.5% Ioul =5A rms. 
Fig 5.15.3- Output current harmonic 
spectrum for fig 5.15.1 -(b), 
THD = 8.6%, 1,,, =5A rms. 
The overall distortion mitigation is not substantial. The current THD is reduced from 
10.5% to 8.64%. Although the achieved level of THD is still above the standard maximum 
of 5% [15] the improvement is satisfactory given a worst case grid voltage. 
5.16 - Load power factor effect on the control loop. 
By virtue of design, the GO without VAR compensation operates at unity power factor 
with PLL phase and frequency synchronisation. However, changes in load type (capacitive, 
resistive or inductive) would vary the control system plant, shifting resonance frequencies 
in control-output transfer path and inverter output impedance in disturbance-output transfer 
path. A typical example for load power factor variation of -0.7,1, and 0.7 is simulated for 
stand-alone mode of GO with Iind feedback. Bode plots of G, j and Zin are shown in fig 
5.16.2 and 5.16.1 together with that of grid connected mode. 
155 
Chapter 5- Improving GO performance through control 
20 
41-1 
-60 
0 
4`5, 
IL 
-180 1- 
10 1 10 10 
Frequwicy (Hz) 
10' 
Fig 5.16.1 - Effect of load power factor on inverter closed loop transfer gain, G, j 
Kp = 0.076, K, = 215, (x=O (Iidfeedback). 
Capacitive load: 129 mF capacitor and 25 n resistor in parallel, 
Inductive load: 2.1 mH inductor in series with 1.3 n resistor, 
Resistive load: 10 n resistor 
As seen from fig 5.16.1 capacitive loading yields gain peaking at a higher resonant 
. r__ - frequency whilst inductive loading shifts it to a lower value. Phase plots show that the 
phase margin in the I OOHz -I kHz range is reduced with inductive loading. 
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Fig 5.16.2 - Effect of load power factor on inverter harmonic impedance, Zj, 
Load and control parameters as in fig 5.16.1. 
Referring to the Bode plot in fig 5.16.2 it is apparent that harmonics beyond the resonance 
frequency are rejected with inductive loading whilst the opposite is true with capacitive 
loading. Moreover inductive loading induces a series resonance peak at 350 Hz which has 
a voltage harmonic rejection benefit. With resistive loading, inverter harmonic 
absorption/rejection remains consistent around the resonant frequency. 
The example illustrated was for stand-alone mode. The analysis of inverter harmonic 
impedance was important since in this mode various non-linear loads could distort the PCC 
voltage leading to output current distortion. The situation is equally valid when grid 
connected, particularly to a weak grid with local loading. 
It is noted that the shape of Zi, for capacitive and inductive loading of an inverter with 
Ii, dfeedback resembles the resonance peaks found with I,,, t feedback (see fig 5.9.3). Thus, 
if power factor swing is expected, it is important that more active damping, such as the 
proposed Ic feedforward control (fig 5.12.2) is used to shave-off resonance peaks and 
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increase output impedance. On the control-output transfer path, a suitably low bandwidth 
should be set by tuning control parameters for the worst case power factor swing. However 
too low a bandwidth would hinder harmonic suppression and dynamic performance. Hence 
a compromise is needed, aided by feedforward control. The study demonstrates that from a 
control stability perspective a tolerable range of load power factor values, based on worst 
case loading and control parameter settings exists and should be adhered to. 
5.17 - Reactive power control. 
Besides converting power from the DC-link and injecting to the grid with unity power 
factor the inverter designed also provides an active VAR compensation feature to balance 
reactive power at the PCC. This function is included in the PLL algorithm and its 
implementation and initial experimental results are shown in chapter 2. In this sub-section 
the scheme is included in the inverter control and experimental results are shown for active 
VAR compensation of an inductive load (fig 5.17.1). 
RL load 
Fig 5.17.1 - RL loading configuration for GCI. 
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fig 5.17.2 - Experimental waveforms (a) and vector diagram 
(b) before compensation. 
Fig 5.17.2-a shows inverter output and grid currents with grid voltage when a RL parallel 
load is connected in one step with the grid to the inverter. The corresponding phasor 
diagrams are shown in figs 5.17.2-b and fig 5.17.3-b. 
The inverter initially is transferring 490W (inverter voltage output=70V at VDC=' 117V) 
of active power from the DC-link to the AC grid. As the RL load is connected, reactive 
power is absorbed from the PCC reducing the load power factor. 
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fig 5.17.3 - Experimental waveforms (a) and vector diagram 
(b) after compensation. 
Fig 5.17.3-a shows 466 Vars of reactive power injection by the inverter, compensating for 
the lagging power factor. As expected active power injected by the inverter is reduced to 
151W. If injected active power is to be held constant then DC-link voltage should be 
increased, where its demand is calculated in real-time by an instantaneous power calculator. 
5.18 - Chapter conclusions. 
This chapter has focused on control aspects of a current source GCI and effect on its power 
quality using specific control techniques. Intrinsic and extrinsic disturbance to the system 
were identified. Inadequate inverter output impedance to the grid has negative influence on 
the power quality of the GCI due to distorted grid voltage effects. An ideal infinitely stiff 
inverter would require very high controller bandwidth to counteract harmonic distortion 
imposed by the grid. However practical systems are limited by stability issues, which then 
require an alternative control strategy to overcome the problem. 
Two approaches were proposed: First, a passive method, using a LCL 3 rd order output filter 
with inverter side inductor current feedback as opposed to conventional output current 
feedback. Iind feedback significantly improved the inverter current output quality by 
increasing its impedance to the grid. The enhanced performance is because higher 
controller gains are possible with this feedback scheme. Analytical and simulation studies 
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backed by experimental results verified the efficacy of the method. However steady-state 
phase error is not completely eliminated and is more pronounced at low demand being 
influenced by the filter capacitor. To further improve control, a capacitor current 
feedforward scheme has been proposed. However, it is noted that the feedforward scheme 
is only valid for low power low Q GCIs with sufficient damping. Values of feedforward 
coefficient were derived for optimum performance (with respect to steady-state, dynamic 
response and harmonic suppression). It was found that the structure of the control system 
could be changed to 1j, d, I,,,, feedback orIindfeedback and I, feedforward, by setting the 
feedforward coefficient a to 0,1 and a>1 respectively. The values obtained through 
simulation provided the basis to tune the experimental inverter according to a set of 
performance criteria. Results of the study are summarised in table 5.18.1. 
Tests were also done to demonstrate the performance of inverter with non-linear loading 
and grid connection with the proposedlindfeedback and 1, feedforward schemes. Although 
an improvement of nearly 17% in THD was achieved, the ultimate THD value exceeds the 
IEEE929-2000 [15] standard. Active harmonic filtering is required to ftu-ther reduce 
inverter current harmonic distortion under such severe conditions. 
Table 5.18.1 - Comparission of control techniques. 
Iout feedbacký 
li, dfeedback, 
Iindfeedback+ 
Ic 
feedforward, 
a=1.9 
for standard grid voltage, THDVgrid=5.4% 
THD 
RMS 
current 
Current 
demand 
Load 
transient 
Control loop parameter 
tolerence 
error, A transient, ms time, ms Kp, VA-1 KI, VS-1A-1 
6.4% 0.7 7 35 20%< 20%< 
4.5% 0.25 3 45 40% 20% 
3% 0.1 5 25 n/a n/a 
grid voltage with non- 
linear distortion, 
THDvarid .. : 10.1% 
Iindfeedback 1 10.5% 
I lindfeedback+ 
Ic 8.6% 
feedforward 
I 
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The proposed control scheme also produced significant improvement in inverter power 
quality for low current demand values. 
The effect of load power factor on control is investigated. Frequency domain analysis of 
the system reveal that excessive inductive/capacitive loading shifts gain peaks at the 
resonance frequency of control-output transfer path while altering inverter grid impedance 
on the disturbance-output transfer path. This is somewhat obvious as the control plant is 
changed with load changes. However, system tuning should guarantee adequate gain 
attenuation at resonance and damped grid impedance. In this chapter the effect of load 
power factor on GO performance was analysed in frequency domain through a simulated 
model. It is noted that precise knowledge of the experimental system's behaviour in the 
frequency domain is only possible by acquring its Bode plot in real time. 
The inverter was also demonstrated to operate in VAR compensation mode, injecting 
reactive power to a RL load parallel with the grid. 
In the final reckoning, it is shown that the current controlled GCI's power quality, dynamic 
and steady-state performance and operational stability is enhanced by the proposed 
combination of inductor current feedback and capacitor current feedforward. Stability of 
operation was increased on load transients by damping resonance in the disturbance-output 
transfer path. Since the capacitor current transducer only needs to sense low current, the 
addition of it is not expected to affect the inverter's cost. 
However two factors are identified limiting the effectiveness of the capacitor feedforward 
control scheme. First, since the feedforward scheme uses physical plant parameters the 
accuracy is limited to estimates of those values. In order to decouple this dependancy an 
adaptive model based on state variables would be required. Secondly, ideal feedforward 
disturbance rejection is possible only if the signal is predicted one sample period ahead, 
compensating for the control delay when half cycle re-load PWM is used. 
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Chapter 
6 
Experimental 
setup 
This section describes hardware arrangements of the 3-level half bridge inverter 
experimental setup and some key features included. The chapter is divided into three sub- 
sections. The first part describes the generalised controller (GC), designed and built for 
real-time control of the prototype inverter. Section 6.3 describes power board design 
details including driver and protection schemes used. Finally, various features included in 
the inverter control algorithms are described with test results in section 6.4. Detailed 
hardware and software design are given in appendix-D. 
6.1- Hardware arrangement. 
The test facility for the prototype inverter is comprised of the inverter power board, GC 
and a loading scheme to switch the inverter to various test loads. Fig 6.1.1 shows the 
experimental setup. 
Inverter-grid connection is done after the grid voltage sensor provides phase/frequency 
information to the PLL algorithm which then synthesises a synchronised reference sinusoid 
to the control loop. A software latch then switches the PWM signal after a delay, to avoid 
nuisance trips due to possible PLL transients. Synch status of the grid volLage is t 
continuously monitored by a software lock-in detector which disables the inverter if 
locked-out. 
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6.2 -Generalised controfler. 
The motivation to design a generalised controller (GC) arose with the need for a low- 
cost solution with adequate data acquisition/monitoring capability and rapid prototyping 
of complex control and protection tasks for inverters. For this purpose, a GC with a 
processor board, FPGA/UART board and an input/output board was designed and built. 
The functional diagram of the GC and pictorial description of individual boards are 
given in appendix-D. A brief functional description of the boards is given below. 
6.2.1 -Processor board. 
This board is built around the 32-bit floating-point TMS320C31 DSP based DSK 
platform from Texas Instruments inc., operating at 50 MHz with a 40ns instruction 
cycle execution time [30]. The DSP supports internal interrupts and four externally 
maskable interrupts, INTO - INT3. Internal interrupts can be triggered by two internal 
timers. The current design uses FPGA generated INT 3 signal to externally interrupt the 
programme ISR. 
The processor bus interface includes an expansion slot connecting 24-bit address, 32-bit 
data and 8-bit control lines to other peripheral devices on board. Programmable array 
logic PAL (CE20V8) [99] generates three device control signals; i. e. BOOTR- flash 
ROM boot, IO_R, IO_W - read/write to input/output devices. It also generates four 
device select signals: CSO - CS4. CS1 is used to select the UART while CSO and 
address lines A4-A7 are used with an address decoder to generate sixteen additional 
device select signals (DSO-DS15). CS2 through CS4 are unused and kept for future use. 
Details of device select signals are given in Appendix D-1. A dedicated software header 
file allocates global vectors to physical addresses and maps the corresponding device 
select signals when called upon in the control algorithm. Address, data and control 
buses in the controller are buffered and inter-connected by IDC connectors. All three 
boards include 4-digit hex displays for debugging purposes. 
6.2 ]A - Memory 
The DSP contains a 2K word (2048x32bits) internal RAM, in which, the ISR is stored. 
Two Cypress CY7ClO21 SRAMs [100] of 128K is added to the processor board 
supplementing the internal memory. The SRAMs are selected by a PAL generated 
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10 7 signal while data is read and written on read/write (R/W) signal from the DSP. 
SRAM space is primarily used to store data of system variables. 
It is normal to include wait states in the control algorithm for reliable communication 
between the DSP and other peripheral devices. However increased wait states would 
consume the limited execution time available within the sampling period. On the other 
hand, to achieve higher control bandwidth mitigating higher order harmonics, sampling 
frequency has to be increased, which decreases the sampling period. This requires the 
ISR code to execute in minimum time. For this inverter application, the code was 
optimised to execute within 44 Iz allowing a 20 kHz ISR frequency (50 ps sampling 
time). The ISR code was also optimised for memory, so that it could reside in the 
internal RAM of the DSK with zero wait state access. Provision is also made in the 
design for a 128K flash ROM which enables downloaded code to be run independent of 
the host computer. 
6. Z 2- FPGAIUAR T board. 
A Xilinx XC3195A FPGA included in this board is capable of generating six pairs of 
PWM signals based on the phase demand register value. The FPGA is configured by 
standard software developed in the Electric Drives and Machines Group. The scheme 
allows 3 individual H-bridges to be switched independently. FPGA configuration 
programme is held in a XC1728 PROM and four 16-bit registers are used for its 
configuration [102], viz: 
1. phase demand register - controls PWM demand for an output pair 
2. control register - sets sampling frequency and modulation method 
3. timing register - sets dead time 
4. leg enable register - enables each PWM pair 
All PWM outputs are connected to the power board via DS26LS series differential line 
drivers and receivers for noise Eree data transfer. 
- Serialport communication. 
A dedicated UART in the PWM board handles monitoring of internal parameters and 
real-time inverter control , including control loop tuning via the host computer. Serial 
data converted to RS232 level is transmitted and received at the rate of 9600 Baud. 
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UART code is held at base level so that its execution has no effect on the control 
bandwidth. 
6.2.3 - Inputloutput board. 
Analogue signal acquisition is done through 7 bipolar 12-bit ADCs sampling signals at 
510 KS/s. Another ADC, coupled with an 8-chanel analogue multiplexer allows real- 
time tuning of control parameters via external potentiometers. The ADCs require the 
signal amplitude at their inputs to be ±5V, so the analogue inputs are scaled and 
offsetted to obtain maximum resolution. ADCs are selected by device select signals (see 
table-D. 1) and sampling commences on ST 
_ 
ADC . The converted signals are then held 
in the data buffer until INT 3 triggers the DSP, to be read for processing. ST ADC IS 
delayed by adding a programmable hardware delay of 2 ps to obtain INT 3 (see fig 6.2.3 
below) which covers the ADC conversion time of 1.47 ps and some propagation delay. 
The propagation delay is high due to shortcomings in the PCB design of the three 
generalised controller boards. Much lower delay is possible with a compact better 
quality design of the existing boards. 
b. QUV Z b. QUV ; --Ybo'' bQQ s 
........ . ........ ............................. 
INT03 
........ . .... ........ ........ 
.......... .................. 
......... 
........ . ........ 
.......... . ........ 
-ST ... ADC .......... ........... 
Iz delay 
Figure 6.2.3 - ADC synch ronisation. 
ST 
_ 
ADC - start A/D conversion, -INT 3- interrupt processor 
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As all analogue signals are acquired through either Hall sensors or differential voltage 
probes, signal isolation was not necessary. Parameters in the control algorithms can be 
monitored in analogue form via four bipolar 12-bit DACs converting signals at 
300 KS/s included in the board. In order to avoid earth loops when connecting to the 
oscilloscope, DAC outputs are isolated through four independent AD210AN isolation 
amplifiers powered by isolated power supplies. 
6.2.4 -Power supplies. 
The boards are powered by an isolated DC/DC power supply with series input filters 
and ferrite beads to suppress EML The host PC ground is connected to the controller 
ground only at one point to avoid a ground loop. The generalised controller is enclosed 
in an earthed Aluminium box for noise immunity. 
6.3 - Software implementation. 
Signal acquisition/monitoring, serial communication, control and protection tasks are 
programmed in C and compiled and downloaded to the TMS320C31 for execution. The 
bulk of the code is executed in a 44 ps ISR whilst non-time-critical tasks are included at 
base level which runs on an infinite loop. Distribution of the code is summarised below: 
Base level: 
s UART communication 
m Inverter mode selection 
ISR: 
Analogue signal acquisition 
Inverter synchronisation using PLL 
Digital filtering 
Grid lock-in and under voltage detect 
Power factor control 
s Inverter lock-in with voltage ramp-up 
Closed loop current control with feed-forward and output digital signals 
Calculate RMS error of state variables for display 
Fig 6.3.1 below shows the software flow diagram including execution times for 
subroutines in the programme. Code execution time is measured by toggling external 
DSK variables XFO or XF 1. 
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ISR 
executio 
n time 
0 /Z 
4.2, us 
6.8, us 
25.8 ps 
29.8 ps 
33.8, us 
3 5.4 ps 
44, us 
[x1 
Figure 6.3.1 - Software flow diagram and timing. 
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6.4- Bandwidth issues. 
The primary function of the discrete PI controller of an inverter is to compensate for the 
dominant time constant of the plant. This is governed by the output filter inductance and 
resistance. All other small time delays can be lumped together and defined as control 
delay, Td,,,, O,: 
Tdelay = TISR +Tprop+Tjb +TPWMd 
where: TjsR 44/a - ISR execution time 
Tprop 2ps - propagation delay 
Tjb 2ps - feedback loop delay 
TP WMd ;Z2 ;z 50ps - PWM delay 
(6.4.1) 
It is this delay that reduces the stability margin of the control loop, limiting the loop 
gain and hence the bandwidth. Low control bandwidth, besides degrading system 
dynamics also impedes harmonic mitigation in the inverter output. Propagation delay 
depends on board design quality and interim buffers whilst feedback loop delay is a 
function of transducers and associated filtering. Both those delays are constant for a 
given design. In the present inverter design, Tft is kept low at 2 /& since feedback signal 
filtering was not used. ISR execution time is minimised by code optimisation. PWM 
delay (which amounts to half the 1SR period) is reduced using half-cycle-reload PWM. 
With this method, analogue signals are sampled and processed at 20 kHz 
(50, us sampling period) twice each PWM period, while the PWM frequency remains at 
10 kHz (see fig 6.4.1). As a result the control bandwidth is doubled with no affect on 
device switching losses or deadtime effects. The total control delay for conventional 
PWM is 98 la compared to 73 /& with half cycle re-load PWM. Fig 6.4.1 below 
compares timing waveforms for the two PWM methods. 
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I b. WV 2 ýb. QQV 3 . 5V ; -42.4' 20. VS1 f3 STOP 
TISR 44, us 
uodate ready 
Tdelay 
-- 
98 PS 
1'. 1, J. 'I. I 1. ý, IL1... 1,1,1.1,1.1 1.1 LIJ, Id 
acquired Updated 
in next sample 
........... ... . ............................ . ... 
Tpwm; z 100 ps 
I b, QQV 2 ýb, QQY 3 bV r4z. 4 ZQ, Qj/ 
TISR, & 44 1z: 
..... . ......... . 
undate readv 
....... ...... ......... Tdclay--73X 
acqulrec, ýr, 
updated 
..... ..... Tpwm -- 1 00 ps 
(a) -conventional PWMfjsR=fpwAj=l0 kHz (b) -half cycle re-loadPWM. 
fisR=20 kHz, fpwAI= 10 kHz 
Fig 6.4.1 -Timing waveforms at 90% modulation index. 
time base - 20 ps /div. 
Trace I- ISR execution time shown as signal low duration. 
Trace 2- ADC conversion start signal 
Trace 3- FPGA generated PWM waveform. 
As seen from fig 6.4.1, with conventional PWM, information acquired, is used for 
update only after two PWM periods. With half-cycle-reload PWM, the update 
information is available for the subsequent PWM pulse, incurring only one PWM period 
delay. This reduction in control delay relieves inverter tuning and increases its stability 
margin. 
Experimental results of fig 6.4.2 compare the effect of half cycle re-loaded PWM on the 
inverter's current control loop. Obviously the increased control delay has reduced 
current output stability. It is clear that with half cycle reload PWM, higher values of 
control gains are possible with no effect to control stability. 
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Old., 
ý112 i leq 
ý0.15 H2 
(a) (b) 
Fig 6.4.2 - Effect of sampling method on inverter current output (IL=5A rms): 
(a) - conventional PWM, Kp= 0.09, KI=267, VDcý= ± 72 V, VgHd=27 V rms 
(b) - half cycle re-loaded PWM, Kp=0.15, KI=505, VDý=±IOOV, Vi, 1=50Vrms 
time base -I Oms/div 
vertical scale 5A/div 
6.5- Power board. 
The power board set-up basically consists of the 50OW 3-level HBDC prototype 
inverter supplied by an adjustable split-rail dc-link, a LCL output filter and 
active/passive test loads for inverter loading. Arrangement of the test circuit is shown 
in fig 6.1.1. The arrangement was developed so that whilst different control schemes 
could be rapid-prototyped in software, various feedback/feedforward and load schemes 
can be configured in hardware with ease. 
6.5.1 - Split rail DC-link supply. 
DC-link to the inverter is been supplied by a 3-phase rectifier bridge controlled through 
a variac. The split-rail supply as shown in fig. 6.1.1 is made up of a rectifier bridge fed 
by a delta/star isolating transfonner whose star point is earthed and linked to the bridge 
centre. Metal oxide varistors are used for transient voltage suppression on each rail. 
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6.5.2 - DC-link voltage imbalance. 
Normally in MLIs, either separate stiff dc supplies or dc-link voltage balancing schemes 
are required to maintain equal dc-link voltage levels. If an imbalance exists, it acts as an 
external perturbation to the current control system resulting in a dc component and/or 
harmonic distortion in the output current. Fig 6.5.1 shows results of a dc-link voltage 
imbalance test done using two 3OV, 5A adjustable laboratory power supplies. As 
expected, the reduction in the negative dc-link voltage is compensated by an increased 
negative PWM demand. Consequently, the output current's fidelity with the reference 
remains unchanged. However the required control effort is now increased, implying the 
existence of a limit in dc-link voltage imbalance. Using the optimally tuned control 
scheme proposed in chapter 5, a dc-link voltage imbalance of up to 13.3 % was 
tolerable before excessive distortion in the output current. Since the two laboratory 
power supplies were not stiff voltage sources, the effect of device volt drops are clearly 
seen in the PWM output voltage of fig 6.4.1 trace 2. 
0.00 v 
0.00000 S 
0.00 v 
(a) - No VDc imbalance (b) - 13.3% VDc imbalance 
Figure 6.5.1 - Effect of dc-link voltage balance on inverter output current control. 
time base - 4ms/div 
trace I- 5A rms inverter output current, scale I OA/div 
trace 2- inverter output voltage, scale 20V/div 
trace 3- PWM demand signal 
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Further imbalance could be tolerated if a component of the dc-link voltage imbalance is 
fedforward, easing the control effort. 
6.5.3 - Inverter board. 
The inverter board (see fig D-7) includes the 3-level inverter along with associated gate 
drive, protection and logic circuitry. Boolean synthesis of 3-level PWM signals, as 
described in (4.3l)-(4.34), is realised with discrete logic. The signals are then sent 
through a fault latch for over-current/shoot-through detection. Two separate dc-link 
current sensors coupled to a differential substractor were used for fast detection of 
device shoot-through. This is because the low cost gate drivers did not provide V,, 
saturation protection. Fig 6.5.2 shows possible shoot-through current paths considered 
and current sensor location. 
Vdc+ V&+ Vdc. 
vdc+ 
Figure 6.5.2- Possible shoot-through paths of a 3-level HBDC. 
Note the last two states shows shoot-through due to clamping diode failure 
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=1 - 
The feedback current sensor, besides being used for current control is also used to detect 
over current and disables the PWM signal through software. However, natural over- 
current detection via shoot-through sensors is easier to reset for short current transient 
trip-offs compared to the software latch, where a switch-on procedure should follow 
after a trip-off. 
The power bridge consisting 4 IRG4bc3OUD IGBTs is driven by TLP250 opto-isolated 
drivers. The drivers are supplied with independent isolated power supplies to avoid 
common mode noise, linked with shared supply grounds. Care has been taken to 
minimise EM1 by shortening gate signal leads and increasing ground planes. Driver 
health, fault status, PWM signals and lock-in status are monitored through an array of 
LED indicators in the panel. Drivers can be locally disabled and reset through two push 
button switches in the panel. Inverter test waveforms are shown in fig 6.5.3 below. 
si 
S2 
S3 
S4 
-. r-- ii ;I-- I r. i--i. r 
"1"11"1 "i'i. i. i-Iiii-i -11-1"1- "i-iui---j---i"iu"i-I'i-ui iii "11"1"1 
y 
1 
7 
4 
-4L)LY . 
Vout 
IL 
5 
.............. 
..... 
............... 
', id=50V nns. 
Fig 6.5.3 - 1nverter test waveforms with nominal load V, 
Time base - 5ms/div 
traces 1-4 - device voltages SI -S4, scale 50V/div 
trace 5- inverter output voltage, scale I OOV/div 
trace 6- inverter load current, scale I OA/div 
A pictorial description of the GC boards, power board and experimental set-up is shown 
in appendix DI. 
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6.6 - Operational features. 
A number of features are added to the control algorithm to enhance the inverter's 
perfonnance. 
6.6.1 - Soft start function. 
It was found that, connecting the inverter to the grid with full inverter voltage, often 
tripped off the inverter due to transient inrush current spikes in excess of the inverter 
over current limit. Therefore a soft start approach was used, where the inverter was 
initially synchronised on 10% rated output voltage and ramped up to the rated value. 
This significantly increased the reliability of grid connection. 
6.6.2 - Passive islanding detection. 
Another feature incorporated in to the inverter control is the detection of grid failure. An 
anti-islanding algorithm is a compulsory requirement when connecting inverters to the 
grid. IEEE STI) 929-2000 [15] states that an inverter should cease to energize the 
utility line in 2 seconds or less if either real power generation to load match is within 
50% and the islanded load power factor is >0.95. Otherwise the lock-out should occur 
in 10 cycles or less. For the former case where the mismatch in power is less, a passive 
method is sufficient to reliably detect and disable the inverter if the grid fails. For this, 
it was found that the subtle excursions in PCC voltage and/or phase are reliably detected 
by the digital lock-in detector, designed in chapter 2.10. The dual use of the lock-in 
detector for inverter lock-in/lock-out and anti-islanding detection reduces the 
computational load on the ISR. A test done for the nominally loaded GCI is shown in 
fig 6.6.1. As the grid fails the phase/voltage excursions at the PCC is sensed by the 
lock-in detector where the average value of its unfiltered Output (U22) (see fig 2.10.1) 
reduces to zero. The inverter is disabled on the filtered component Of U22 (i. e. U1, k) 
reaching a threshold window (2.10.3). The detector has a latency period of 3 cycles 
where the inverter attempts to maintain the voltage at the PCC. Detection time could 
further be reduced by narrowing the threshold window. However this would expose the 
system to lock out on small and harmless phase/voltage excursions. 
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ii. A c; 1iir 
Fig 6.6.1 - Inverter disabled on grid failure. 
time base - 20 ms/div 
trace I-5A rms inverter output current, scale I OA/div 
trace 2- filtered lock-in detector output - Ujock 
trace 3- unfiltered lock-in detectorOUtPUt - U22 
trace 4- 50 V rms PCC voltage - scale 70V/div 
Fig 6.6.2 shows re-connection of the inverter when the grid is energised. A lock-in 
delay of 6 cycles is inserted to reduce the effects of nuisance lock-ins. 
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0 
r- 
lbk StOP 
Grid re-connection 
----I A! .4 II i-I II; ý.. ýI.. I. 
. .............. 
............ 
... ..................... 
4-4-4-1 211 
.......... 
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....................... 4- 
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.......... Chll IOOmV : XjEj 2.0 0V M20. Oms Al Ch3 X 375MV 
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Fig 6.6.2 - Inverter grid re-connection after grid failure. 
time base - 20 ms/div 
trace I-5A rms. inverter output current, scale I OA/div 
trace 2- filtered lock-in detector output - Ujock 
trace 3- unfiltered lock-in detectorOUtPUt - U22 
trace 4- 50 V rms PCC voltage - scale 70V/div 
It is noted that this simple and cost-effective anti-islanding method is only valid when 
the inverter-to-load-power mismatch is high, and in the absence of poorly damped 
resonant loads. For more robust detection, an active anti-islanding method is required. 
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Chapter 
7 
Conclusions 
The work described in this thesis covers improvements to inverters connected to the 
grid. Contributions are made in enhancing reliability, power quality and reducing cost 
of GCIs. Current methods and technologies are studied and new methods proposed with 
theoretical analysis and experimental validation. 
Conclusions on the work presented in the thesis are summarised below. 
m On reviewing various digital filtering techniques for inverter grid synchronisation, 
the digital PLL approach proved most promising due to its simplicity, operational 
robustness, and immunity to a wide range of grid noise. However the conventional 
DPLL is disadvantageous for grid applications since loop dynamics and output 
waveform spectral purity are inter-linked through loop gain. Thus short lock-in time, 
noise immunity and harmonic free PLL output is simultaneously unachievable. The 
proposed modified PLL (mPLL) decoupled loop dynamics and spectral purity of the 
PLL output, easing the tuning task. 
mA DSP based arbitrary waveform synthesiser (AWS) was implemented for real time 
grid disturbance simulation. The AWS provides an effective platform to test 
potential digital grid synchronising algorithms on pre-programmed dynamic grid 
disturbances. 
m The importance of accurate lock-in detection on reliability of inverter operation is 
established. A simple algorithm is incorporated in the PLL code to avoid spurious 
lock-outs, lock-outs on excessive oscillation of the mPLL output and free-running 
mode. Features of the method are exploited for passive islanding detection. 
NA reference sinusoid generated via a direct look-up table accessed in non-uniform 
increments is subjected to harmonic, interharmonic or subliarmonic distortion. The 
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effect is studied in detail with analytical derivations, simulation and real time 
results. 
0 Out of all possible distortion types subharmonic distortion is most difficult to filter. 
It was found that occurrence of subliarmonics in a DLT synthesised sinusoid is not 
deterministic. However a constrained set of synthesisable frequencies could be 
found free from sublian-nonics. Analytical expressions were derived for the 
sufficient condition for subliarmonic occurrence, their numbers, relative position 
and maximum amplitudes. Maximum amplitude of the distortion components was 
found to be inversely proportional to the table length. 
m The effect of frequency resolution of the synthesised waveform on occurrence of 
subharmonics is studied. It is deduced that a reference sinusoid with dynamic 
frequency change and high frequency resolution free from subharmonic distortion is 
only achievable if the table length is considerably increased. An expression is 
derived to determine the minimum table length. This will be of particular use in 
specifying look-up tables for reference waveform generation in inverters with low 
cost micro-controllers. 
m Suitability of multi-level inverters for grid connection is investigated. Mathematical 
modelling and simulation is used to study device losses, harmonic performance, 
switching strategies, device utilisation and EMI issues. 
w Device switching loss is a function of position, modulation index and switching 
strategy. Devices switch at different frequencies hence with unequal switch loss 
distribution. Throughout the inverter's operating range, the inner switches conduct 
more whilst the outer switches commutate more. Half the number of devices 
switches at 50 Hz line frequency where the other half switches at frequencies up to 
device switching frequency, fsw. 
w Throughout the entire range of operation, overall losses are dominated by 
conduction losses of the inner-most switches of the bridge. However for frequency 
modulation ratios less than 100, overall losses are approximately equal for all 
switches for a given modulation index. 
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a The effect of level loss in MLIs at low demand is investigated. Inverter spectral 
performance deteriorates at low demand in MLls as in unipolar PWM H-bridge 
inverters. However the degradation in MLIS is less due to the combined effect of dc- 
link volt reduction (due to level loss) and increase in effective modulation index. 
m An expression for device utilisation of MLls is derived. A 50% decrease in device 
utilisation is seen at low demand with level loss. 
m DCS-PWM and CAS-PWM switching strategies are analysed for harmonic 
performance of MLIs. Simulation results show that DCS-PWM switching is suitable 
for multi-level full-bridge topologies. With DCS-PWM, output voltage harmonics 
are clustered in low-order carrier han-nonics, mitigation of which occurs with line- 
to-line common mode cancellation. 
CAS-PWM switching is suitable for multi-level half-bridge topologies. Here phase 
leg voltage harmonics are cancelled intrinsically. Boolean manipulation of PWM 
signals is used to re-distribute harmonic energy for common mode cancellation. 
However total common mode harmonic cancellation is hindered due to the lack of 
symmetry in the upper and lower half voltages caused by device/switching non- 
idealities (deficiencies in manufacture tolerances) and dc-link capacitor voltage 
imbalance common to MLls. 
m Although TVHD is some 5.3% higher in the CAS-PWM than in DCS-PWM 
strategy the relative amplitudes of low order switching harmonic components are 
less and located further in the CAS-PWM case. Therefore the cut-off frequency of 
the output filter required will be higher in order to achieve the same TCHD levels. 
This is a significant advantage in current source GCIs where higher control 
bandwidth and hence high quality injected current with reduced filter size can both 
be achieved simultaneously. CAS-PWM technique is implemented and validated in 
the purpose built 3-level half bridge inverter. 
m Effect of topology of MLls on EM1 in GCIs has been investigated. lt has been 
concluded that half bridge MLIs with odd number of levels produce low EMI 
compared to other topologies due to its dc-link mid-point earthing capability. 
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M The effect of number of levels on the cost of devices in a MLI is studied. It is 
concluded that the cost changes little for levels more than five and remain nearly 
constant beyond seven levels. 
m Effect of distorted grid voltage on a GO harmonic quality has been investigated in 
the frequency domain using the grid impedance concept. It is concluded that 
reasonable grid distortion rejection of an inverter with a LCL output filter can be 
achieved using inductor current feedback versus output current feedback on a 
current controlled GCL 
It has been shown that damped load transient performance is possible with inductor 
current feedback as opposed to a more oscillatory response with output current 
feedback control. However the transient time in the former is more. 
mA novel control technique is proposed in which inductor current feedback and 
capacitor current feedforward are used to ftirther improve a low power grid 
connected inverter's power quality along with its transient performance. Operational 
stability is increased on load transients by damping resonance in the disturbance- 
output transfer path. 
m Analytical design of the feedforward controller shows that, by setting the 
feedforward coefficient a to 0,1 and a >1, the structure of the control system 
could be changed to Ij, d, feedback or Iind feedback and I, feedforward 
respectively. The disadvantage of the feedforward scheme is that its accuracy is 
limited to the estimates of the inveiter's physical plant parameters. 
m The proposed control technique is experimentally implemented on a TMS320C31 
DSP. The experimental results obtained were in good agreement with the analytical 
and simulation results. 
m The proposed control technique is tested on the grid connected prototype inverter 
with non-linear loading. Although inverter current THD is reduced from 10.84% to 
8.64% usingIindfeedback and I, feedforward, ultimate THD value exceeds IEEE 
929 standard limits. It is concluded that active filtering or non-linear control 
techniques is required to improve the inverter's harmonic quality under such 
conditions. 
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m The effect of load power factor on the GO control performance is studied in the 
frequency domain. It is shown that capacitive loading yields gain peaking of the 
closed loop transfer function at a higher resonance frequency whilst inductive 
loading shifts it to a lower value. It is concluded that, from a control stability 
perspective, a tolerable range exists for power factor swing (based on worst case 
loading and control parameter settings). 
m The effect of control delay on system bandwidth is presented. Practical results show 
that sampling and processing data twice per PWM cycle (half-cycle-reload) reduces 
control delay by 25% and doubles control bandwidth with no effect on device 
switching losses or dead time effects. Thus higher values of control gains are 
possible with no effect on control stability. 
m The following software based operational features are added to the prototype 
inverter with minimum effect on computational load. 
Passive islanding detection 
- Reactive power control 
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Appendix A 
Appendix A 
Artificial test grid 
A test grid to analyse the noise immunity of the MPLL is shown in fig A-1. Power to 
the grid is derived from the 415V 50 Hz three-phase laboratorty supply controlled 
through a variac. 
Fig A-1- Artificial test rig schematic. 
M 
-C 
711 
M 
Distortion is added by a Mentor 11 DC drive unit (with phase controlled rectification). A 
30 Q load bank regulates the load current up to 10A. The test grid is weakend by 
callibrating a variable seies inductance up to 100 mH. Increasing the rectifire load 
distorts the voltage at its front end whilst weakening the test grid excacerbates notching. 
The combination of grid weakening and rectifier loading is used to control the amount 
of distortion added to the grid. 
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Appendix B 
B-I - Sampling techniques used in PWM. 
This appendix gives an overview of sampling techniques used in PWM. The following 
tree diagram indicates sampling methods most commonly used. 
Sampling 
technique 
Discontinous 
(regular) 
Asymmetric Symmetric 
ContInuous (natural) 
Fig B- 1.1 - Sampling techniques used in PWM. 
In continuous systems natural sampled PWM directly compare the reference with the 
carrier. However this method is not easily implemented digitally. Hence discontinues 
sampling methods (asymmetric and symmetric) are used in digital PWM. The distinct 
feature between the different techniques is the relative position of PWM pulse relative 
to the sampling instance. Fig B-2.2 (a) and (b) illustrates the difference. 
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As seen from fig B-2.2a asymmetrically sampled PWM holds the reference for half a 
carrier interval whilst the symmetrical method holds for a full carrier interval. Each of 
the above methods are reported to have particular harmonic benefits often specific to 
certain applications [55]. The authors presented a comparative harmonic analysis of 
different sampling methods and concluded that asymmetrical PWM sampling has the 
following properties: 
1. Equivalent in harmonic sense to natural sampling. 
2. Eliminates more sideband harmonics (odd and even sidebands of odd and even 
carrier multiples, respectively) per phase leg than with symmetric sampling. 
The second feature is an important intrinsic advantage of asymmetric sampling since it 
does not rely on common mode harmonic cancellation between phase legs which in 
practice may not prove effective due to inaccuracies in implementation 
B2 
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B-2 - Spectral measurement used in MLI simulation. 
Voltage and current waveforms of simulated models were downloaded Erom the 
Simulink environment and analysed using a programme based on discrete Fourier 
transform (DFT) written in Matlab m-code. Care has been taken to avoid spectral 
leakage (Gibbs effect) due to non-integer cycle data acquisition. 15 full cycles were 
acquired sampled with a Ius sampling time. Harmonic analysis was done up to the 
200'hharmonic and the total current and voltage distortion (TCHD, TVHD - definitions 
are given below) calculated separately. 
200 
1112 
-. 4 
h 
h=2 
12 
TCHD -F 
200 
1 Vý' 
h=2 TVHD -F (B. 2.2) 2 
The HP 54602B digital oscilloscope acquired the signal at 20MSa/s sampling frequency 
via 8 bit A/Ds. 
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B-3 - Common mode cancellation of CAS-PWM switched 3-level HBDC output 
voltage harmonics. 
Appendix-B-3 includes simulation results to support the harmonic analysis of the 
proposed CAS-PWM switched 3-level HBDC output voltage (sec 4.3.2-b). The 
objective of the chosen switching method was to cluster harmonic energy to carrier 
multiples which are in-phase and would potentially cancel out at the output. 
Figs B-3.1, B-3.2 shows the absolute phase difference of harmonic components vs. 
frequency of simulated output voltage components ( V' , V- ). Consequent to CAS 
switching, even- carrier harmonics are common mode with zero phase difference and 
hence cancel out at the output. 
Phase /frequency plot 
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Fig B-3.1 - Simulated absolute phase difference/frequency plot of inverter output 
voltage components (V', V-), fIW =I kHz, f, = 50Hz. 
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Fig B-3.2- fig B-3.1 zoomed around 2kHz. 
B-4 - Multi-level inverter modelling. 
A list of inverter models developed in this thesis is shown below. 
1) - DCS-PWM switched 3-level HBDC inverter 
DC link 
40 
< 
ý 
& 0 
L S 
1 + x output 
x o 
I:: 
10 (cgubl 
filfAr 
carrie S 2 
F1 
S aut S+ 
W. 
- 3 U 
(agubl S x 
referenc y 4 
e switching & 
waveforms 40 
4 switches in 
0 
series DC link 
CAS 
modulator 
Fig B-4. I- Matlab/Simulink model 
curren 
Altage 
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ro 
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CAS 
modulator 
Fig B-4.2 - Matlab/Simulink model 
3) - DCS-PWM switched 5-level HBDC inverter 
dc 
ref 
e 
modulator 8 switches in 
series 
Fig B-4.3 - Matlab/Simulink model 
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2) CAS-PWM switched 3-level HBDC inverter DC link 
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B-5 - Analytical derivations describing level loss in MLIs. 
This appendix presents the analytical work done by the author on mechanisms of level 
reduction in MLIs at low modulation index. Expressions are derived in closed form and 
an example is given to verify the analysis. Finally, the derivations are summarised in 
Table 4.2.8 for ease of reference. 
B-5.1 - Modulation index range. 
Referring to [4.13] minimum modulation index achieved without level reduction is 
given by, 
m-3 
M 
M-1 
(B5.1) 
Behaviour of modulation index limits and reference sine amplitudes with an increasing 
level number is graphically represented in fig B-5.1 using formulas (4.3.7) and (4.38). 
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Fig B-5. I- Limits of modulation index (m, ) as a function of inverter level number m. 
B7 
Pý 
Appendix B 
4 
2 
1.8 
1.6 
1.4 
1.2 
1 
0.8 
0.6 
0.4 
0.2 
0 
10 
levels'm 
Fig B5-2 - Limits of reference sine amplitude (A. ) without level loss as a function of 
inverter level number m. Note: peak-to-peak amplitude is assumed Amm. = 2. 
Limits of reference amplitude A. were calculated based on the following inequality; 
"M't 
PAc < Am < "rn't 2A (B-5.2) 
where limit 1 and limit 2 are lower and upper limits of -ý-- obtained 
from the graph for 
A, 
the operational region for a given level with no loss in level. For example for a 5-level 
inverter the limits of reference amplitude are obtained, substituting values in (B-5.2), 
2. (0.5) < A.. < 4. (0.5) -+ I<A, <2 
where Ac was found substituting A... =2 in (4.2.10). 
This represents a valuable tool in establishing the limits of reference sine amplitudes 
and modulation indexes for MLI voltage synthesis without level reduction. 
Analysing figs B-5.1 and B-5.2 it is concluded that: 
The range of modulation index values for voltage synthesis without level loss decreases 
with increasing number of levels of the inverter. 
B-5.2 -Descended levels and retaining modulation index ranges. 
In this sub-section analytical expressions will be derived for the possible number of 
descendible levels Nd,,,, for m,., < m,, 
mn ý 
numbers of levelsMnew and the range of 
B8 
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m. where those levels are maintained. 
Ndesc is calculated as the integer number of 
positive carriers less the uppermost. 
Ndesc 
::: ceil( 
M21 (B-5.3) 
where ceil returns the nearest integer towards the upper limit. 
Having found the possible number of descendible levels the question now becomes how 
many synthesisable voltage levels are found on those levels. 
If i denotes the fallen level number, where i=1..... Ndesc 
Then the number of levels in the first descended level would be 
Mnew, = (m - (B-5.4) 
Similarly, levels of synthesised voltages in consecutively descended levels are found by: 
Mnewi :::: (Mnewi-I - 2), for i>2 (B-5.5) 
Finally an expression is derived for the range of modulation index value m, i retaining a 
given descended inverter level i, 
A Mmax i-i A mmax 
1+(-I)m 
,<m ai 
< Mami. - 
1+(-I)ffl - 
(B-5.6) 
M-1 
[] 
M-1 
[ 
It is noted that exponent I+ (- 1) ' in the expression selects the 'division by two' 12 
component for even number of levels m. 
The analytical derivations obtained above will now be used in a 5-level HBDC inverter 
example to verify parameters of level reduction. The maximum peak-to-peak reference 
sine amplitude is assumed A,,.. = 2. 
i. Using the graph in fig B5-la the minimum modulation index is found to 
beMamin 
= 0.5 
ii. Number of descendible levels 
Ndesc = ceil 
M-I-I= 
ceil 
5-1 
22 
iii. 
a) Descended level (i. e. i=1) reduces the inverter's level from 5 
tO Mnew, = (m - 2) = (5 - 2) = 
B9 
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a) Using (B5- 1), the modulation index retaining level 3 is found as 0<m,,, < 0.5. 
The results of this example are validated by the simulation carried out earlier shown in 
figs 4.2.16 and 4.2.17. 
B-5.3 - Device utilisation factor for single phase MLIs. 
Mohan et al in [53] presents an expression defining device utilisation for a single phase H- 
bridge inverter as: 
UH = 
out ms 
,I out ms (B-5.7) 
q-VT *IT 
Whereý Voul'. Jout., is the inverter volt-ampere rating 
VT 
ý ITmaximum device volt and current ratings 
number of devices 
Using expressions in table-4.5.1, (B-5.7) can be modified to suite single phase MLIs as: 
UMLI = 
VDC 
*M aI 
Out ms 
-J (B-5.8) 
2. (m - 1). 
VDC 
Joul-, '-\ý2- (m - 1) 
is a function of the level and should be substituted by m, for loss of levels Note thatMa eff 
reducing (B-5.8) to: 
m 
UMLI 
M4a 
no level loss 
(B-5.9) 
af with level loss 4 
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Appendix C 
Device loss analysis for a 5-level HBDC inverter 
This appendix presents conduction and switching loss analysis as a function of 
modulation index for a 5-level HBDC inverter consisting 8 IRG4BC30UD IGBTs. The 
analysis is based on simulation data obtained by modelling the MLI in Matlab-Simulink. 
Salient parameters of the IGBT are given in table C-1.1. Free-wheel diode losses are 
neglected and unity power factor is assumed throughout the analysis. 
Table C- 1.1 - IRG4BC3 OUD IGBT parameters [70]. 
Vce 1.95V 
Rated voltage 600V 
Current rating 12A rms 
Total switching loss 0.54mJ 
Switching frequency, f.. 10 kHz 
For the loss analysis, the devices are operated at 5A rms. 
C-1 -Switching power losses. 
The average device switching loss is computed using [103] 
1/f, ý, P, 
w 
fv(t). i(t)dt 
0 
(C. 1.1) 
where v(t). i(t) is the total switching loss per switching cycle. 
Switching frequency for each device as a function of modulation index is found through 
simulation and surnmarised in table C-1.2. 
Table C-1.2 - Device switching frequencies as a function of modulation index. 
f,, in Hz 
- - Ma sl s2 s3 s4 F s 5 s6 s7 S8 
0.34 0 5000 50 50 50 50 5000 0 
0.55 1350 3500 50 50 50 50 3500 1350 
0.97 3300 1700 50 50 50 50 1700 3300 
Device switching losses are summarised in table C-3.1 and shown in fig C3. I. 
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C-2 - Conduction power losses. 
The average device conduction power loss under steady-state current condition is given 
in [103] as: 
Tý =I cond col,,,, 
(0)-Týe (C-2.1) 
where (0) is the RMS device current during the period of conduction. Top and 
bottom half of the half-bridge generates positive and negative half cycles of the output 
voltage. Therefore RMS value of current through a given device can be derived as a 
function of the conduction period 0: 
siln(O) 1 (0) Col.,,, 0 
Col.. 
(0 
2 3.54 
F 
Note that for a given device Omax = )r 
(C-2.2) 
Table C-2.1 - Conduction periods of devices as a function of modulation index derived 
through simulation (figs 4.3.8,4.3.11,4.3.12). 
Conduction period 0, rad 
Ma sl s2 s3 s4 s5 s6 s7 S8 
0.3 0.00 0.94 3.14 3.14 3.14 3.14 0.94 0.00 
0.55 0.00 1.57 3.14 3.14 3.14 3.14 1.57 0.00 
0.97 0.94 2.26 3.14 3.14 3.14 3.14 2.26 
--- 
0.94_ 
--I 
Table C-2.2 summarises Icol,,,, (0) obtained though simulation for 3 modulation index 
values. 
Table C-2.2 - RMS current through each device as a function of modulation index. 
Ico, 
', 
(0), A 
Ma sl s2 s3 s4 s5 s6 s7 s8 
0.34 0.00 0.40 1.05 1.05 1.05 1.05 0.40 0.00 
0.55 0.00 1.65 2.34 2.34 2.34 2.34 1.65 0.00 
0.97 1.30 3.17 3.39 3.39 3.39 3.39 3.17 1.30 
Corresponding device conduction losses are surnmarised in table 4.2.5 and shown in fig 
4.2.15. 
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Fig. D- I- Generalised controller functional diagram. 
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Table D- I- On-board signals 
Signal Description source 
Data 
DO - D15 16-bit lower data lines DSK 
D16-D31 16-bit higher data lines DSK 
Address 
AO - A23 24-bit address lines DSK 
Control 
STRB 1 -bit strobe DSK 
MP 1 -bit, microprocessor/micro-controller mode set 
DSK 
IACK 1 -bit interrupt acknowledge DSK 
R/W I -bit, Read/write to memory DSK 
Interrupts 
INT 0- INT 2 DSK interrupt spare (held high) DSK 
INT 3 FPGA generated ISR trigger ST ADc delayed 
RESET 1 -bit reset signal DSK 
ST 
_ 
ADC Start A/D conversion FPGA 
Device select 
CS 0 1 -bit UART select PAL 
CS 1 1 -bit data buffer output latch PAL 
CS 2, CS 3 spare PAL 
107 SRAM select PAL 
DSO-DS15 16-bit, used to select A/D. D/A, FPGA, LED Address decoder 
Device control 
BUFDIR Bi-directional data buffer direction bit R/W and STRB 
WR 1 -bit, write to device R/W and STRB 
RD 1 -bit, read from device R/W and STRB 
10-R spare I -bit 1/0 write PAL 
10-W 1 -bit analogue multiplexer clock signal PAL 
BOOTR 1 -bit flash ROM output enable PAL 
D2 
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Fig. D-2 - DSP board. 
Fig. D-3- FPGA/IJART board. 
I- 
D3 
D-1 - Pictorial description of hardware 
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Fig. D-4 - Input/output board. 
Fig. D-5- Inverter power board. 
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Generalised contro grid connected 
inverter 
Fig D-6 - GO experimental set-up. 
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Elimination of Subharmonics in Direct Look-Up 
Table (DLT) Sine Wave Reference Generators for 
Low-Cost Micropro ces sor- Controlled Inverters 
Tusitha Abeyasekera, C. Mark Johnson, Member, IEEE, David J. Atkinson, and Matthew Annstrong 
Abstract-This paper investigates distortion of an inverter refer- 
ence waveform generated using a direct look-up (DLT) algorithm. 
The sources of various distortion components are identified and the 
implications for application to variable speed drives and grid con- 
nected inverters are described. Harmonic and subharmonic distor- 
tion mechanisms are analyzed, and compared with experimental 
results. Analytical methods are derived to determine the occur- 
rence of subharmonics, their number, frequencies and maximum 
amplitudes. A relationship is established identifying a discrete set 
of synthesizable frequencies which avoid sub-harmonic distortion 
as a function of look-up table length and a practical method for 
calculation of the look-up table indices, based on flnite length bi- 
nary representation, is presented. Real time experimental results 
are presented to verify the analytical derivations. 
Index Terms-Distortion, harmonic, inverter reference wave- 
form, subharmonic. 
NoMENCLATURE 
N Number of table elements. 
F, Sampling rate. 
Table increment. 
Synthesized frequency. 
n Sample number. 
(D Initial phase angle. 
w Integer part of table increment. 
L, M Integers, L and M have no common factors, 
i. e., they are relative prime. 
W Frequency deviation. 
k Harmonic number. 
A Harmonic amplitude. 
fbase Base frequency. 
DLT Direct look-up table. 
SNR Signal to noise ratio. 
TD Total distortion. 
THD Total harmonic distortion. 
I'LL Phase locked loop. 
LSB Least significant bit. 
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NCREASING usage of inverters sourcing power to motors, 
power grids and other sensitive loads has led to concerns 
over the quality of power generated by them and numerous ar- 
ticles have been published presenting harmonic distortion ana- 
lyzes of power generated by inverters. In majority of the cases, 
the sources of harmonic distortion are associated with inverter 
control, measurements and device nonidealities. However, it is 
clear that the spectral purity of the inverter output can only be 
as good as its [1]. Therefore factors affecting the quality of the 
inverter reference waveform are of increasing importance. 
It is also noted that this problem has been adequately dealt 
with in precision waveform synthesis with application to com- 
munications, acoustics and speech recognition [2]-[4]. How- 
ever the implications of this in the context of inverter power 
quality have not been investigated. This paper investigates dif- 
ferent types of distortions resulting in the degradation of the in- 
verter reference waveform, their implications and methods of 
suppression. 
A. Sources of Harmonic Distortion 
Among the many different methods used to synthesize ref- 
erence waveforms for inverters (treated in detail in Section II), 
the DLT method has wide spread application. Three main fac- 
tors are found to influence the han-nonic content of a waveform 
synthesized via the DLT method. 
" Finite word length of the table values: 
This affects the vertical quantization of waveform samples 
[2]. Processors with adequate word length (24 or 32 b) 
reduce the error to a very low level. Detailed analysis of 
this for shorter word lengths has been presented in [5] and 
is not covered further in this paper. 
" Effect of table length N. - This has an overall effect on the 
waveform and is treated in Section III. 
" Non-uniform sampling effect: This is caused by table index 
truncation and is the most significant source of distortion. 
It is treated in Sections Ill and IV. 
B. Implicationsfor Drives and Power Systems 
Two main areas where distorted waveforms from inverters 
cause problems are variable speed drives (VSD) and grid 
connected power sources. In VSDs a sinusoid with varying fre- 
quency is required as a reference to the inverter. Harmonically 
distorted reference waveforms (generated via DLT method) 
would obviously deteriorate the quality of output power feeding 
0885-8993/03$17.00 0 2003 IEEE 
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the motor. As a consequence, increased heating in inverter fed 
machines would lower efficiency and decrease operational life. 
Another problem caused by harmonics is torque oscillations in 
machine shafts. In multi-mass drive systems with low damping, 
torsional resonance could lead to fatigue and shaft breakage. 
An example is given in [6] where an interharmonic of 350 kW 
was responsible for fatigue failure of a 775 MVA Kramer drive. 
In power systems, grid connected inverters are now widely 
used to supplement power requirements. These inverters work 
in a similar way to that used in VSDs except that they feed 
power to a synchronised grid. Harmonics produced by grid 
connected inverters excite resonance and result in overvoltages 
and overcurrents, accelerating thermal ageing of insulation in 
devices connected to the grid. A more significant problem is 
caused in power systems by sideband frequency components 
occurring below the fundamental (subharmonics). Modem line 
transformers (especially armophorous core type) with high 
levels of permeability are very sensitive to even small levels of 
dc [7]. Therefore dc and low frequency components injected to 
the grid will result in line transformer saturation. 
Current standards limit dc currents injected to the grid to, 
5 mA (G77 [8]) and 0.5% (IEEE [9]) of the fundamental 
current component. Here, it is worth noting that, as the number 
and power ratings of grid-connected inverters increase, the 
damage caused by low amplitude current subharmonics may 
be considerable. 
11. DIGITAL REFERENCE WAVEFORM SYNTHESIS 
In the widely used PWM scheme for single phase inverters, a 
reference sinusoid is compared with a triangular carrier wave 
and is used to generate the switching signals for the inverter 
bridge. Different techniques to generate the sine reference are 
proposed in the literature. Detailed analysis of these techniques 
and their relative merits is outside the scope of this paper but 
the interested reader could find them in [ 101, [II]. Table I of 
[10] identifies a trade-off between three main criteria, which are 
fundamental to the reference waveform synthesis problem. They 
are: 
waveform quality; 
2) run-time efficiency; 
3) allocated memory. 
Comparing these methods, the DLT method has been shown to 
provide a good compromise between efficiency and accuracy. 
Therefore this method is yet by far the most commonly used 
method for reference wavefonn generation in inverters, partic- 
ularly those employing low-cost microcontrollers. 
DIRECT LOOK-Up TABLE (DLT) METHOD 
A table of N values of a complete sine wave cycle with an 
angle resolution (27r/N) is stored in memory. The sinusoidal 
waveform is generated by accessing the table at a given rate fý Hz- The frequency of the synthesised waveform is determined by the amount (A) by which the table index is incremented in 
each sample period. Suppose the table index is accessed in in- 
crements of A at the rate of f., Hz. This would produce a sine 
wave of fundamental frequency 
. fs Hz, A<N 
The maximum value of this is bounded by N/2, which is the 
limit of A to avoid aliasing. The synthesized waveform is a set 
of discrete values, given by 
X(n) = Sin 
IýD 
+ int(n - A) 
2N 7r 
Note that although A is in general a real number, the actual table 
index used must be an integer. 
A. Non-Integer A Implementation 
Consider a particular case of an inverter sourcing power to 
the grid. The synchronised inverter will be prone to grid fre- 
quency fluctuations, typically of ±2%. The synchronization de- 
vice (say a PLL) determines the grid voltage frequency and de- 
mands a sinusoidal reference to be generated via the look-up 
table. However, since the table access algorithm can only work 
with integer index values, a truncation of A will be done to the 
nearest whole number. Therefore, table values will be clocked 
out with a nonuniform phase increment resulting in a harmon- 
ically distorted sinusoidal waveform. Table I and Fig. I show 
a case where a look-up table is accessed in noninteger incre- 
ments. The truncated index column of the table shows the effect 
of nonuniforrn sampling due to the noninteger A value. 
B. Analysing the Non-Uniform Sampling Effect 
Referring to Table 1, one could observe that frequencies 
which result in noninteger A values, produce the effect of 
nonuniform sampling of a sinusoid. 
A noninteger A can be decomposed to 
A= W+ 
L] 1m 
where W, L, M are integers and L, M are relative prime numbers 
(i. e., they share no common factors) 
for the case in Table 1: A=1.25, W= 17 L=1, M=4. 
Consideration of Table I shows that the truncated index coin- 
cides with the ideal index with a period of M samples (or M/Fs 
s). This interesting observation explains that, as M is increased, 
the frequency of the output samples being equal to that of the 
ideal waveform becomes less, thus increasing the level of dis- 
tortion of the synthesized waveform. The distortions manifest 
itself in the form of different frequency components. These fre- 
quency components are split in to 4 groups, which are defined 
in Table 11, [12]. 
The concept of total distortion JD) has been used to account 
for distortion due to different frequency components in the ref- 
erence waveform. JD should not be confused with THD where 
only harmonic components account for waveform distortion). 
TD is defined as the ratio of the sum of powers of all distor- 
tion frequency components to the power of the fundamental fre- 
quency as (4) shown at the bottom of the next page. A denotes 
the amplitudes of various frequency components. 
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Fig. 4. Multi-cYcle trace of a waveform with harmonics and sidebands. f 
51 Hz, A=2.44, N= 32, "M = 25. 
23456789 10 
M B. Subharmonic Distortion 
Interhan-nonics occur above and below existing harmonics, 
Fig. 2. Comparison of theoretical and real time total distortion data (TD) as a of which a particular case would be an interharmonic below the 
function of A/I for N= 64. fundamental frequency. These subhan-nonics are key factors in 
assessing low frequency distortion of inverter power sources. A 
subhan-nonic of significant amplitude below the line frequency 
would be highly undesirable. Higher order harmonics are less 
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log2(table length) 
problematic since they are absorbed by the low pass filter char- 
acteristics of motors and power grids sourced by inverters and 
can in any case be easily removed by filtering. In this section, 
analytical formulas are derived and a method is proposed to de- 
termine occurrence of subharmonics, their numbers, relative po- 
sitions and amplitudes. 
1) Sufficient Condition for the Occurrence of Subhar- 
monics: As shown by Jenq [2], each side-band/harmonic is 
separated by QM Hz. Thus the frequency of the kth han-nonic 
may be written as 
f= 
(fo 
+k. fý kM (8) 
where kE (-oo, +c)o) is an integer for subharmonic frequency 
components 
- fo < fk < 
fo 
- (9) 
Fig. 3. Comparison plots of theoretical and real time total distortion data JD) Combining 
(1), (3), (8), and (9) 
as a function of table length, N, for M=4.2. 
(M W+ L) 
A. Interharmonic Distortion 
The condition for at least one frequency component to be below 
The generation of interharmonics can be explained as fol- the fundamental is therefore 
IOWS: Consider a waveform, being generated through Table I. It 
is clear that only each Mth sample is error free. Therefore the N<2- (MW + L). (I 
re 
i 
suiting disparity in the rate of sampling produces a sinusold 
with a dynamic ripple (or jitter effect) seen in the time domain. For given values of 
f, f, and N (3) can be used to calculate 
The repetition interval of the jitter is M- N/fs s. This jitter ef- values of M, W, and L. Subharmonics occur 
if the inequality 
fect results in interharmonic distortion and interharmonic com- given in (11) holds true. 
Ponents can be seen separated by QM Hz in the frequency do- 2) Number of Subharmonic Components: Substituting 
main. A sample of the waveforin stored in the oscilloscope for values in (10), a range 
for k can be found. The finite number of 
2s is shown in Fig. 4. Note that a look up table of 32 elements integer values within this set represents all of the subliarmonic 
was used to deliberately exaggerate the jitter effect. components occurring 
for given f., N, and f, 
ABEYASEKERA et aL: 
ELIMINATION OF SUBHARMONICS 
3) Relative Positions in the Frequency Spectrum: Given 
values fork, M, f., and 
f, the value Of fk can be found from (8). 
4) Maximum Harmon iclIn terh arm on ic Component Ampli- 
tudes: A full mathematical model of the harmonic structure of 
the synthesised waveform was derived by Jenq [2] as 
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b, ý, (L6 -bA) bits 
I- I 
wL m 
1 M-1 j( 2- )[(TnL)m+kMN] Fig. 5. Binary representation of incremental table index A. A(k, L, M, N) =M-1: e-- 777 (12) 
M=0 
where A(k, L, M, N) is the amplitude of the kth harmonic and 
(TnL)m is the value of m-L modulo M. 
The proof is given by Jenq [2] that, for L01, the sub- 
harmonic components in the frequency domain are merely in- 
terchanged. The scrambling of these harmonics/interharmonics 
due to the change in LE 10 ... 
(M - 1)1 will cause some fre- 
quency components to lie in the subharmonic region. Fine har- 
monic structure analysis in [2] shows that the maximum value 
of JA(k, 1, M, N) I occurs when k=1. 
Therefore a simplified version of (12), for L=1, is used 
as the base to calculate maximum possible amplitudes of the 
harmonic/interharmonic/subharmonic components 
I 
Sine [(k + -I- 
)- 
7r 
I 
A(k, 1, M, N)sub N 
Sine [(k +1 N TY 
Using the observations made in [2], i. e., TD increases with M 
and for reasonably large N, ( 13) may be reduced to 
1, N) Imax -- 
I 
; ýý 
1 (M7rN)[l+-L]--E-]ý 
-N* 
NM 
Equation (14) provides a useful estimate of the maximum am- 
plitude of hannonic/interharmonic/subhannonic components as 
a function of table length N. 
In most cases where inverters feed drives, power grids or 
other sensitive loads, regulations to limit subharmonic distortion 
are strict. Effective suppression of subliarmonics can clearly be 
achieved by increasing table length N. However, this becomes 
infeasible in cost effective inverters based on micro controllers 
where memory requirements are restricted. A solution is there- 
fore proposed to identify the minimum length of the look-up 
table suppressing subliarmonic distortion. 
V. ELIMINATION OF SUBHARMONic DISTORTION 
The fundamental criterion for the elimination of subhar- 
monics from a sinusoid generated via nonuniformly sampled 
look-up table may be deduced from (11) 
> 2. (M -W+ L). 
Although (15) provides an absolute determination of N, values 
of M and L are not deterministic and may vary over a virtually 
infinite range. It is evident from ( 15), that there is only a discrete 
set of synthesizable frequencies, free from subharmonic distor- 
tion. All other synthesized waveforms of frequencies violating (15) would contain subharmonic frequency components. It is 
therefore desirable to seek a method that allows determination 
of N as a function of required frequency (f, ), independent of L 
and M. This can only be achieved if values taken by L and M 
are restricted in accordance with ( 15). A convenient and a very 
practical method for restricting the values of M is to represent 
A as a binary fraction. 
(15) is re-written using (1) as 
> 2. (MA) 
Taking logarithms on both sides, an inequality relating word 
lengths of N, M, and A is obtained as 
1092 (N) >1+ 1092 (M ' 'ýN) (17) 
LN > (1 + LA) (18) 
where, word length (N) = LN = 1092(N), Word length (M - 
A) = LA = 1092(M * A). LA contains the number of bits re- 
quired to represent the fractional binary value of A. An example 
of binary representation of A (3), in a8b micro-controller is 
shown in Fig. 5. Allocation of bits for the integer part (bA) and 
fractional part (Lj - bA) is arbitrary. 
Given the above representation it is clear that, occurrence of 
sub-han-nonics can be avoided in a sinusold, generated via a 
look-up table accessed in nonunifon-n increments, if- 
The minimum word length describing the table length 
N, is I bit more than the word length of the incremental 
table index A. 
VI. EFFECT ON SYNTHESIZABLE FREQUENCY 
RESOLUTION, lAf 1,, i,, 
It is important to have adequate frequency resolution to pro- 
duce a reference waveform with an accurate frequency relative 
to the demanded inverter frequency. Mismatch in frequencies 
would obstruct the smooth flow of power between the inverter 
and the grid. The results of the previous section demonstrate 
that effective suppression of subharmonics can be achieved by 
restricting the synthesisable frequencies to a discrete set. Using 
the binary representation described above the number of discrete 
frequencies is limited to half the number of table elements. Al- 
though a larger number of frequencies can always be achieved 
by increasing table length, this is not always a cost-effective so- 
lution. Therefore, a method is proposed to determine the max- 
imum frequency resolution achievable with a given table length 
whilst retaining full suppression of subharmonic components. 
Consider a typical application of a sinusoid generated via a 
look-up table as a reference signal for a grid connected inverter. 
fs and N are chosen so that the table is accessed in single steps 
(A = 1), generating a base frequency of say 50 or 60 Hz. In a 
real grid the frequency rarely stays constant and may typically 
be an arbitrary value within ±1 Hz (2% deviation). A synchro- 
nising device, say a PLL, will extract information of the varying 
frequency of the grid and generate a sinusoidal reference signal 
to the inverter. For this case 
f 
if the base frequency 
iS fbase 
-N 
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where 
Abase for a uniformly sampled look-up table 
and Ao - f" (20) 
N 
Using (19) and (20) 
jAf I= lfbase - 
fO I (I - Ao) - f, (21) N 
The minimum frequency deviation relative to the base frequency 
is obtained as 
JAf Imin 
(I 
- 
AO). in - fs 
(22) 
NI- 
Referring to Fig. 5, it is seen that the LSB of the binary word 
deten-nines the resolution of change in A 
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Fig. 6. Frequency spectrum of a synthesized waveform violating condition 
(11) resulting in subharmonic distortion. fo = 50.5 Hz, N= 32, f, = 1.6 kHz, 
observation period T. b. =2s. 
(i - Ao). i. = 2(Lzý 
1 
-bA) * 
(23) 
0 dB 
Substituting (23) in (22), an expression for frequency resolution 
is found as 
min bA) Y 
lAf 
f 
I., 
I- 
(24) 
[2(LA 
-N 
Equation (24) relates the frequency resolution IAfI min, N and 
the word length of A of a DLT generated reference sinusoid free Fig. 7. Frequency spectrum of a synthesized waveform satisfying 
from subharmonic distortion. condition 
(11), hence no subhann-nonic distortion. fo 50.5 Hz, 
N= 256, fý = 1.6 kHz, observation period Tobs =2s. 
VII. EXAMPLE 
Consider the PLL of a grid connected inverter, locked in to 
a grid frequency of 50.5 Hz. Assume the sinusoidal reference 
waveforrn is generated using a look-up table of 32 elements ac- 
cessed at 1.6 kHz. The length of the look-up table is purposely 
chosen low to highlight subhannonic components. 
- Using (1), A=1.01 =1+ (1/100), i. e., W=1, L 
I'M = 100. 
- Using (11), 2- (M -W+ L) = 202 > N(=32) 
Therefore subharmonics would occur. 
" Using (10), -6.3125 <k<0, i. e., k= -1, -2 ... -6 Number of subharmonics = 6. 
" Using (8), to calculate subharmonic frequencies 
50.5+ (-l) . 1600 34.5 Hz, 100 
f (-2) = 50.5+ 
(-2) 
1600 18.5 Hz, 
100 
f (-3) = 50.5+ 
(-3) 
1600 2.5 Hz, 
100 
f (-4) = 50.5+ 
(-4) 
1600 13.5 Hz, 
100 
f (-5) = 50.5 + 
(-5) 
1600 29.5 Hz, 
100 
f (-6) = 50.5+ 
(-6) 
1600 45.5 Hz 
100 
maximum subhan-nonic amplitude A(-1) = -30 dB 
The Frequency spectrum of the waveform generated in 
real-time is shown in Fig. 6. Harmonic amplitudes are nor- 
malized to the fundamental (0 dB) and the vertical scale is 
10 dB/div. All of the subharmonic frequencies shown are in 
agreement with the calculated values. 
" Mitigation of Subharmonic Components 
Using N= 256, condition (11) is satisfied and there- 
fore the frequency spectrum of the sythesized waveform, 
shown in Fig. 7, is free from subharmonic distortion. 
" Subharmonic Amplitudes 
Tests were performed for four different table lengths 
and the experimental values of maximum subharmonic 
amplitudes deter-mined. Fig. 8 shows the maximum am- 
plitudes plotted as a function of table length along with 
the theoretical data obtained from (14). Close agreement 
between the experimental and theoretical data verifies the 
utility of (14) as a design tool. 
Frequency Resolution 
If now, the user needs to achieve a frequency resolution 
of say Afrnin = 0.02 Hz without the generation of subhar- 
monics, then, by re-arranging (24), the minimum length of 
the look-up table Ninin may be determined 
log2 
f, [ 
-2KT., -,. 
N .. in =22 
N,,, i,, = 512. (25) 
where W, the integer part of A is either 0 or I and therefore in 
the worst case b -, = 1. 
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Fig. 8. Experimental variation of maximum subharmonic amplitude with table 
length N. Solid line shows theoretical variation given by (14). 
V111. CONCLUSION 
This paper has investigated harmonic, interharmonic and sub- 
harmonic distortion in inverter sinewave reference waveforms 
due to nonuniform sampling of a direct look up table. The ef- 
fect of table length on the maximum amplitude of the distortion 
component has been established and a mathematical model de- 
scribing the occurrence of subharmonics, their numbers and fre- 
quencies has been derived. Although, in general, the occurrence 
of subliannonic components is not deterministic, a constrained 
set of sythesizable frequencies may be found that is free of sub- 
hannonic distortion. The conditions for complete subharmonic 
suppression have been determined in ten-ns of the binary word 
lengths of look-up table parameters and applied to determine the 
minimum look-up table length that would avoid subharmonic 
distortion whilst achieving a given frequency resolution. A de- 
tailed example with experimental results has been used to verify 
the theoretical analysis. The results of this paper will be of use in 
specifying look-up tables for reference waveforrn generation in 
inverters, particularly those based on low cost micro-controllers. 
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Abstract: The influence of selected control strategies on the level of low-order current harmonic 
distortion generated by an inverter connected to a distorted grid is investigated through a combination of 
theoretical and experimental studies. A detailed theoretical analysis, based on the concept of harmonic 
impedance, establishes the suitability of inductor current feedback versus output current feedback with 
respect to inverter power quality. Experimental results, obtained from a purpose-built 50OW, 3-level, half- 
bridge inverter with an L-C-L output filter, verify the efficacy of inductor current as the feedback 
variable, yielding an output current THD some 29% lower than that achieved using output current 
feedback. A feed-forward grid voltage disturbance rejection scheme is proposed as a means to further 
reduce the level of low-order current harmonic distortion. Results obtained from an inverter with inductor 
current feedback and optimized feed-forward disturbance rejection show a THD of just 3% at full-load, 
representing an improvement of some 53% on the same inverter with output current feedback and no 
feed-forward compensation. Significant improvements in THD were also achieved across the entire load 
range. It is concluded that the use of inductor current feedback and feed-forward voltage disturbance 
rejection represent cost-effect mechanisms for achieving improved output current quality. 
List of principal symbols 
V. Inverter output voltage in 
Vgrid Grid voltage 
VC Filter capacitor voltage 
VL'R' Inductor voltage drop 
Iind Inductor current 
iout Output current 
Cl, C2 DC Link capacitors 
L, L' filter inductance 
R, R' filter internal resistance 
K Loop gain 
K, Integral constant 
Kp Proportional constant 
Zin Harmonic impedance 
fus Grid frequency 
N harmonic number 
GCI Grid connected inverter 
THD Total harmonic distortion 
DPLL Digital Phase Locked Loop 
FPGA Field Programmable Gate Array 
1. Introduction 
In recent years, there has been a marked increase in the number of embedded power sources connected to 
the power grid. These include variable speed wind turbines, gas-turbine powered generators, fuel-cell 
units and photovoltaic arrays. All of these power sources require inverters, either to convert DC to AC 
power or for frequency conversion. In addition, the availability of high power switching devices has 
facilitated increases in the capacity of individual grid-connected, inverter-based power sources to levels 
of over IMVA [1]. Connection of the increasing numbers of higher power inverters to the grid has 
generated concerns regarding their effect on power quality and has stimulated research into the harmonic- 
related issues in power systems [2-5]. Standards such as IEEE 929-1988 [2] provide guidance on the 
levels of voltage and current harmonic distortion that may be introduced by the inverter itself but they 
assume an ideal sinusoidal source of specified source impedance. In many practical applications, 
particularly those with connections to weak or remote systems, the inverter is required to operate in the 
presence of a distorted grid voltage. Reference [5] presents a comprehensive study of frequently 
encountered problems such as interference, heating, device malfunctions, capacitor bank failure and 
breakdown in cable insulation. However, it is only relatively recently that the effects of a distorted supply 
on the performance of current-controlled, grid-connected inverters have begun to be investigated [6,7]. 
This paper investigates the influence of a distorted line voltage on the level of low order harmonic 
distortion occurring in current-controlled, grid-connected inverters (GCls). Section 11 provides an 
overview of the sources and effects of harmonic distortion while section III introduces a mathematical 
model for the GO and the concept of harmonic impedance [7]. In section IV, a detailed control system 
analysis of a current-controlled GCI system is presented. The concept of harmonic impedance is extended 
to analyse the effect of the position of the feedback current sensor on the inverter power quality. An 
experimental verification of the theoretical analyses is presented in section V, using results obtained from 
a purpose-built 3-level prototype inverter system. Section VI describes a feed-forward disturbance- 
rejection controller which is shown to further reduce the level of low-order current harmonics. Final 
results confirm the accuracy of the models used and demonstrate that improved control systems can yield 
an overall reduction of up to 53% in the level of low-order harmonics without introducing additional 
system hardware. 
11. Sources of Inverter Harmonic Distortion 
Inverter-related distortion can be divided into low-order and high-order harmonic regions of the 
frequency spectrum. High-order harmonic distortion is primarily associated with the inverter switching 
frequency harmonics. The widely used unipolar PWM, with its effective doubling of the switching 
frequency, pushes the lowest harmonics (in the idealised case) to sidebands grouped around twice the 
switching frequency [8]. Provided the switching frequency is high enough, the attenuation of these high- 
order harmonics occurs naturally as a consequence of the filtering effect of the predominantly inductive 
power grid. For other high-order harmonics, passive output filters are a cost-effective means of 
suppressing inverter-generated distortion, whether arising from grid voltage distortion or from control- 
loop deficiencies. In such cases, it is also possible to make effective use of the leakage inductance and 
winding capacitance of any isolating transformer. Low-order harmonics, on the other hand, are not 
attenuated by the natural filtering effect of the grid inductance and require bulky and costly output filters 
for their removal if a conventional passive filter is employed. It is thus common to rely on the inverter 
current control loop to reduce low order harmonics to an acceptable level. 
Although there are several potential schemes that can be adopted in the control of GCls, a common 
strategy is to attempt to force a sinusoidal current into the grid regardless of the grid voltage waveform. 
Under these conditions, low-order harmonic distortion of the actual current can occur as a result of both 
intrinsic and extrinsic effects. Distortion generated intrinsically arises mainly from deficiencies in the 
inverter control loop, which result in an error between the sinusoidal reference and the actual inverter 
output. Some of the contributors to intrinsic low-order harmonic distortion are: 
" Non-linear effects due to dead time, device volt drops [9,10], current limit and filter choke saturation 
" Limited PWM resolution 
" Finite loop time 
" Finite loop gain 
" Measurement inaccuracies 
" Lack of stiffness in the DC link resulting in excessive current ripple 
2 
Extrinsic sources of low-order harmonic distortion include the effects of connection to a weak and 
distorted grid. Here the distorted grid voltage acts as an external disturbance, impeding the control task 
and resulting in a distorted output current. Previous experimental investigations have shown that even 
small levels of grid voltage distortion can result in significant current distortion [6]. 
One method of improving the low-order harmonic rejection capability of the control loop would be to 
increase the bandwidth of the PI controller, for example by increasing the proportional and/or integral 
gain. Twinning et al. [7] showed that although current distortion will decrease as the system bandwidth 
increases, system stability requirements will ultimately determine the upper bandwidth limit. Increased 
system bandwidth also decreases the noise immunity of the system. It is, therefore, worthwhile 
investigating alternative control system modifications which realize improved tracking and increased 
rejection of external voltage disturbances without additional hardware costs. 
111. Inverter System Model 
3-level half brid e VL-R' 
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Fig I- GCI system with L-C-L filter 
Fig. I shows a schematic diagram of the 3-level half-bridge inverter system and L-C-L output filter which 
together form the subject of this study. Salient parameters for the system are shown in Table 1. 
I able I- Svstem Darameters 
Utility voltage 50 V rms, 50 Hz 
DC link voltage ±100V 
DC link capacitance C I, C2 2530 pF 
Inductor L 1.2 mH 
Inductor L' 0.5 mH 
Filter capacitor C 20 pF 
Resistance R, R' 0.5 Q 
Sample frequency, 13.15 kHz 
Switching frequency, fwitch 26.3 kHz 
A mathematical model describing the grid connected PWM inverter may be written in the following form: 
V,,, V, +L 
dI 
, -nd + 'PtIind 
dt 
Vc Vgrid + L' 
d'oul 
+ R'Ioul 
dt 
3 
dV 
Ic =C dt 
c (3) 
Ic = lind - Ioui (4) 
Assuming the switching frequency is high enough to neglect the inverter dynamics (the effective value is 
26.3 kHz due to unipolar modulation), a block diagram of the equivalent circuit based on (1-4) may be 
constructed as shown in Fig. 2. Note that the supply inductance is neglected, as it is much smaller than the 
filter inductance. 
Vin 
Vg, 
id 
Fig 2- Block diagram of L-C-L output filter (plant) 
With some manipulation, the above system may be reduced to a3 rd order plant and an external 
disturbance with the output current, I,,,, t , controlled by a PI controller, as shown in Fig. 3. For simplicity 
of analysis, PWM inverter is represented by a gain (K) which is reasonable for this case, where the 
switching frequency is relatively high. 
Kp. s + Ki 
s 
PI controller 
vi" 
PWM 
inverter 
L. L'. C. s 3+C. (L. R'+L'. R). s 2+ (R. R'. C + L'+L). s + (R'+R) 
L-C-L filter (plant) 
I (L. s + R)C. s +II 
Y 
... 
grid_ 
144 
(Disturbance) 
IOU/ 
Fig 3- Reduced order system with PI output current control 
A. Concept of Harmonic Impedance 
Twinning et al. [7] showed that the sensitivity of an inverter control system to grid voltage harmonics can 
be investigated by calculating its "harmonic impedance" ( Zin ), i. e. the relationship between an applied 
harmonic voltage disturbance and the resulting harmonic current. High harmonic impedance will result in 
a relatively small harmonic current in response to a harmonic voltage disturbance and it is thus a useful 
measure of the system's disturbance rejection capability. The harmonic impedance of a GCI system with 
output current feedback is given by: 
Vgrid Ll e. C. S 4+C. (L. R'+L'. R). s'+ (RX. C + V+L 
). S2 + (R'+R + K. Kp). s + KLK Zin , - Iout . 
Ioldt 
«"ý -1 L. C. s' +RC. S2 +S1 
(5) 
IV. Choice of Feedback Current: Inductor Current versus Output Current 
Most commercially available GCls use either the inductor current ( Iind ) or the output current ( Iou, ) as 
the controlled quantity, the choice normally being made on cost grounds. For example, some inverters use 
one current sensor to sense inductor current for both over current protection and current control. 
4 
However, the authors have not found any definitive suggestion in the literature supporting the location of 
current measurement with respect to the quality of power produced by the inverter' The following section 
is, therefore, dedicated to analysing the inverter control system with inductor current ( Iind ) as opposed to 
output current ( Iou, ) as the controlled quantity, and explains why the former is better in terms of injected 
power quality. 
The control system of Fig. 3 may be modified to use inductor current feedback, as shown in Fig. 4 and the 
corresponding harmonic impedance for the control system of is then given by: 
Vgrid 
Zin ... dý IOUt 
find 
L. L'. C.. s' + C. (L. R'+L'. R + Kp. K. L' )S3+ (C. (R. R'+KP. K. R'+K,. K. L') + L'+L). s' + (R'+R + K. (C. Ki. R'+Kp)). s + K,. K 
L C. S3 + (R + Kp. K). C. s' + (I + C. Ki. K)s 
(6) 
1* 
Figure 4: Overall control diagram of the GCI with inductor current feedback 
Fig. 5 shows a Bode plot comparing the harmonic impedance for both inductor current and output current 
feedback. 
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Figure 5: Bode plot comparing the magnitude of the harmonic impedance, Zi,,, with inductor current 
( lind ) and output current () feedback. 
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The controller parameters, KP and K, , were chosen to minimize 
both the RMS error at the fundamental 
and the total harmonic distortion under steady state conditions, while maintaining stability. Values of 
KP = 0.076,0.028 VA -1 and K, =215,66.5 VA -IS -1 were used to tune the system for inductor current 
and output current feedback respectively. At low frequencies the harmonic impedances given by (5) and 
(6) are well approximated by a first order system: 
Zinind Vgridl KKI (7) IoUt IIind s(l + KKIC) 
Zin, 
oul 
Vgrid KKI 
(8) Iout IOU[ s 
Thus, for both feedback schemes, the harmonic impedance is determined by the integral gain, KI , of the 
controller. At higher frequencies, the behavior is determined by resonances associated with the LCL 
output filter. The denominators of (5) and (6) exhibit a pole-pair (series resonance), which in the absence 
I 
of damping effects, has a resonant frequency Its effect is particularly noticeable in the case 
__1FL C 
of output current feedback, where there is little damping, and results in a sharp peak in the harmonic 
impedance at a frequency of just over I kHz. For inductor current feedback, the additional damping term 
resulting from the proportional feedback eliminates this peak. The numerators of (5) and (6) are 
dominated by a pole-pair (parallel resonance) whose centre frequency is well-approximated by 
J+ 
fp resulting in a minimum in the harmonic impedance close to 1.7 kHz. This is clearly JLIC 
evident with both inductor and output current feedback. 
The numerators of (5) and (6) are also the characteristic equations for the control system and may thus be 
examined to determine the stability limits for the two feedback schemes. Applying the Routh-Hurwitz 
stability criteria in the case of output current feedback yields the following inequalities, which determine 
the upper bounds for the proportional and integral gain (the proportional gain is assumed to be zero when 
determining the limit for integral gain): 
(LR'+ LR)CRR'+ L"R+ L'R'- LL'KKp >0 (9) 
((LR'+ L'R)CRR'+ L"R + L'R'ý(R + R')- C'(LR'+ L'R)'KK, >0 (10) 
In the case of inductor current feedback, the equivalent of (9) shows that the system is unconditionally 
stable to increases in proportional gain whatever the system parameters. The equivalent of (10) is: 
((LR'+ L'R)CRR'+ L"R + L'R'ý(R + R')+ C'RR(2L2- 2LL'+ CR'(LR'+ L'R))K-Kj +L2 RR'C'(KKI )2 >0 
(II) 
For the system parameters of Table 1, (11) has no real roots and the system is therefore unconditionally 
stable for all values of integral gain. It is possible to reach a condition where the system is potentially 
unstable by increasing the capacitance, although in the case exemplified here this would require a 
capacitance value of 50 mF. 
From the foregoing analysis it is clear that the system with inductor current feedback is inherently more 
stable than that with output current feedback. It is therefore possible to operate the inductor current 
feedback scheme with a higher integral gain, K, , yielding a higher 
harmonic impedance. For example, at 
50 Hz the harmonic impedances for the systems shown in Fig. 5 are 100 Q and 52.9 Q for inductor 
current and output current feedback respectively. Consequently, the inverter output current ( Iou, ) can be 
expected to display lower harmonic distortion when using inductor current feedback. 
V. Experimental Verification 
A 50OW, 3-level, prototype inverter was constructed with the control functions being implemented in a 
TMS320C3 I -based DSP system with acquisition electronics. A dedicated FPGA was used to generate the 
single-edged PWM signals whose carrier was synchronized with the interrupt service routine (ISR). A 
6 
rectified 3-phase supply, controlled through a variac, provided the split rail ± 100 VDC link while the 
laboratory supply (harmonic spectrum shown in fig 11) was used to represent the grid throughout the 
investigation. The harmonic content of the laboratory supply was observed over a number of weeks and 
was found to be stable with only small (typically less than the resolution of the spectrum analyser) 
variations in individual harmonic levels being observed. Synchronization of the inverter current to the 
grid voltage was achieved by a digital phase locked loop (DPLL) designed and programmed for optimum 
dynamic performance. The DC-link voltage ripple was minimized by employing relatively large DC-link 
capacitors. A simple dead-time compensation scheme [9], based on device volt drops, was implemented 
in software to minimize output current non-linear distortion. For both inductor and output current 
feedback, base values of control parameters were found through simulation using a RMS error criterion 
and then fine-tuned in real time for optimum performance. 
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Figure 7: inverter output current I,,, with output current feedback. Time-base: 5ms/div., trace2: 
inverter output current 5A/div., trace3: Grid voltage 59V/div. 
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Figure 6: Experimental rig 
Figure 8: Inverter output current Iou, with inductor current Iind feedback. Time base: 5ms/div., trace2: 
inverter output current 5A/div., trace3: Grid voltage 59V/div. 
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Figure 9: FFT of inverter output current ( Iout ) with output current Iout feedback. THD = 6.4%. 
Frequency base: 244 Hz/div., vertical scale: 10 dB/div., sampled at 5 kHz. 
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Figure 10: FFT of inverter output current ( Ioul ) with inductor current Iind feedback. THD = 4.5%. 
Frequency base: 244 Hz/div., vertical scale: 10 dB/div., sampled at 5 kHz. 
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Figure 11: Und voltage harmonic spectrum. 'I'HD = 5.4%. Frequency base: 244 Hz/div., vertical scale: 10 
dB/div., sampled at 5 kHz. 
Figs. 7 and 8 show respectively, the measured inverter output currents with inductor current and output 
current feedback while Figs. 9 and 10 show the corresponding harmonic spectra with harmonic numbers 
shown. Odd harmonics from 3 rd, through 15 th are seen to dominate both spectra although the higher-order 
odd harmonics are clearly attenuated when using inductor current feedback. The overall THD with 
inductor current feedback is calculated to be 4.5% compared to 6.4% with output current feedback, 
representing a reduction of 29.6%. This result amply justifies the use of inductor current ( Iind ) as the 
controlled quantity. 
8 
VI. Improved Disturbance Rejection through Feed-Forward 
In the previous section it was seen that although the harmonic content is reduced with the inductor 
feedback scheme, there is still an error between the fundamental frequency signals of the reference I* and 
loul (Figs. 7 and 8). This is due in part to the distorted grid voltage but is also influenced by the finite 
loop delay inevitable in the digitally implemented control loops. A technique commonly used for 
improving the performance of the control loop is to introduce a feed-forward term which compensates for 
the effect of one or more system disturbance terms. In the case of a GCI, feed-forward compensation of 
the grid voltage, V id, is effective in reducing the control effort and thus can be expected to lead to gr 
further reductions in harmonic content. This section considers the introduction of suitable feed-forward 
term for a GCI with a L-C-L output filter. 
A. Feed-Forward Controller Design 
A feed-forward method is proposed which uses the knowledge of the external disturbance, Vgrid, to 
predict the control effort required to cancel it. Although this method is widely used in control 
applications, its application to GCIs with L-C-L filtering is believed to be novel. In this implementation 
two methods are investigated for obtaining the feed-forward term: one based on the actual grid voltage 
Vgrid and one based on the output filter capacitor current, I, In the latter case, I, is used to provide an 
estimate for the time derivative of grid voltage. 
Consider the system shown in Fig. 12 in which the block diagram symbols represent the following 
transfer ftinctions: 
Im sL +R 
(sL+R)C+l 
B-I 
sL'+ R' 
c sc 
D= 
sL'+ R' 
W- 
Kps+Ki 
s 
Wff 
and (x represent the transfer functions for grid voltage and capacitor current feed-forward. 
I 
-0 
Iff 
---- -- 
Wff 
__j 
Figure 12: Control system block diagram of the GCI with inductor current feedback showing options for 
disturbance feed-forward (marked using dashed lines). 
Using the block diagram notation of Fig. 12 we can write: 
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V, = A(V,,, - 
DVL'R') (12) 
Vc = VL'R' + Vgrid (13) 
I 
Oul = 
B(Vc V, id) (14) 
Vj = WK(I Iind + Iff (15) 
I ind = C Vc +B VL'R' (16) 
where Iff is the feed-forward term 
After some manipulation, an expression for Ioul can be found in terms of the current demand I*, feed- 
forward term Iff and grid voltage (the disturbance) V,,, id 
Iou, =BA 
WK (I* + Iff )-(A WKC' +1 
ýgrid 
- 
I+ A(B + C'ýVK + AD 
(17) 
The objective is to find W ff such that V,, id is eliminated from Ioul ýa condition that is satisfied when: 
Iff -A 
WKC'+ I Vgid = wff V grid A WK 
Substituting for the block diagram symbols: 
Iff - 
sC'WK + sC'(sL + R) +I Vgrid (19) 
WK 
and with feed-forward applied, the output current becomes: 
AWKI* 
I 
out 
I 
g,, d 
- (20) 
Vý I+ A(B + C)WK + AD 
Equation (20) shows that disturbance voltage V,, id is eliminated from the inverter output current 
Iout 
. 
However multiple differentiation is needed (19) to synthesise the feed-forward term Iff , In practice, this 
is difficult to implement, due to significant amplification of measurement noise inevitably present when 
acquiring the grid voltage, and an alternative method is therefore sought to reduce the influence of grid 
voltage on output current. 
B. Feed-Forward Using Capacitor Current 
For moderate frequencies and large values of WK, (19) can be approximated by: 
I 
ff - SC, 
Vgrid (21) 
It is thus reasonable to consider whether the capacitor current Ic can be used to provide a suitable 
approximation to the feed-forward term Iff Writing 
If = cd = aC V =aC +V (22) ff CC 
(VL'R' 
grid 
and substituting into the block diagram of Fig. 12 gives, after some manipulation: 
A WKI* - 
(A WKC(1 - a) + I)Vgrid IOU1 B-I+ 
A(B + C(I - a))WK + AD 
(23) 
An interesting observation is that when a=I the situation is reduced to that obtained for output current 
feedback since the feed-forward term exactly cancels the contribution of Ic to Iind (see Fig. 12): 
I- 
ABWKI* -BVgid 
(')Aý 
AOU111, -I+ ABWK + AD kýý) 
It is thus possible to vary the loop characteristic from that of output current feedback to inductor current 
feedback, with or without feed-forward simply by altering the value of (x. 
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From a disturbance immunity perspective, the objective is to ellimintae Vd from The value of (x 0 
which completely suppresses grid voltage effects can be determined from (23): 
+ sC(sL 
+ R) +I 
AWKC KC(sKp + Kj 
(25) 
Under these conditions the output current becomes: 
Ioul 11C -B 
WKI * 
(26) 
BWK +D 
It is clear from (25) that a is frequency dependant and thus full implementation of the feed-forward 
scheme would require a multi-term transfer function representation. However, for simplicity and 
convenience of implementation in a real-time environment, a simple gain was selected for a. It is 
clearly possible to define a number of values for a, depending on the user requirements to suppress low, 
moderate or high-frequency grid-voltage disturbance components from the output current. For 
frequencies below the corner frequency of the output filter the appropriate value of (x is given by: 
a (27) 
KCKj 
while for moderate frequencies: 
R 
a+- (28) KX 
p 
and for high frequencies: 
sL 
a-- +- (29) KKP 
The inclusion of the time derivative term in (29) excludes its direct practical implementation and with it 
higher order harmonic suppression. However, the output filter and line impedance is expected to provide 
adequate suppression of these higher order harmonics. 
C. Optimization of Feed-Forward Parameters 
The theoretical harmonic impedance obtained for fixed-gain capacitor-current feed-forward is given by: 
Zin,, = 
Vgrid 
Iout 
_[L. 
L' CS4 +C. (L. R'+L'. R+Kp. K. L'(1-a)). s'+(C. (R. R'+(I-aXK,. K. R'+Ki. K. L'ý+L'+L). s'+(R'+R+K. ((I-a)C. Ki. R'+Kp)). S+K,. K 
L. C. s' + (R + Kp. K(I - a)). C. s' + (I + C. Ki. K(I - a))s 
1 
(30) 
As was identified previously, the parameter (x can be used to alter the loop characteristic from inductor 
current feedback (a = 0) to output current feedback (a =I) and so (5) and (6) may be recognized as 
specific cases of (30) corresponding to a=0 and a=I respectively. 
Fig. 13 shows the calculated effect of varying the feed-forward parameter, ot, on the harmonic impedance 
of a system with an integral gain of 215 and zero proportional gain. 
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Figure 13: Magnitude of harmonic impedance for various values of feed-forward parameter, (x. 
The results presented in Fig. 5 for inductor current and output current feedback without feed-forward are 
shown on the same axes for reference purposes. It is immediately clear that much better low-frequency 
disturbance rejection can be achieved by setting (x close to the optimum low frequency value given in 
(27), which is in this case 2.16. This feed-forward term has the added benefit of reducing the steady state 
phase error at the fundamental frequency, as shown in Fig. 14. 
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Figure 14: Closed loop phase, as determined by (15), plotted for various values of feed-forward parameter 
oc. 
D. Experimental Verification 
The final system, incorporating inductor current feedback and capacitor current feed-forward, was 
implemented and tested in real time on the 3-level inverter described previously. The capacitor 
current Ic Ia sample of which 
is shown in Fig. 15, was acquired using a current sensor with signal 
conditioning circuitry to reduce high frequency noise. 
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Figure 15: Experimental feed-forward capacitor current 
Tuning of the feed-forward controller was accomplished by first increasing the integral gain Ki close to 
the limit of stability. The feed-forward term, (x, was then increased until it was just less than the 
theoretical optimum given by (27) before finally adjusting the proportional gain, Kp, to fine-tune the 
dynamic response. The optimized values adopted in the practical controller were: K, = 206, a=1.9 
and KP = 0.016. Theoretical harmonic impedance and closed loop phase characteristics for the 
optimized controller are show in Figs. 13 and 14 respectively. 
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Figure 16: Comparison of simulated and experimentally obtained inverter current output, lout for step 
change in demand (3.5A to 7A RMS). Time base: 5ms/div., tracel: inverter output current 5A/div. 
Figure 17: Output current ( 1,,, t ) harmonic spectrum for an output current of 5A RMS (THD = 3%). 
Frequency base: 244 Hz/div., vertical scale: 10 dB/div., sampled at 5 kHz. 
Fig. 16 compares the measured current output with the simulation results before and after a step change in 
current demand and reveals a stable and rapid transient response. The close resemblance of the simulated 
and experimental waveforms demonstrates the accuracy of the adopted simulation model. Comparison of 
the results of Fig. 16 with those shown in Figs. 7 and 8 reveals a significant improvement in the 
controller's tracking ability (note the near zero phase-error between 1* and I,,,, ). This is also reflected in 
the reduced low-order harmonic amplitudes in the harmonic spectrum which are evident by comparison 
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of Fig. 17 with Figs. 9 and 10. The THD for the optimized feed-forward controller was calculated to be 
3%, which is a reduction of 33.8% from the case without feed-forward (i. e. 4.5%). It is expected that 
using DC link compensation, which was avoided to minimise the number of transducers, the output 
current THD could be decreased further. 
E. Effect of Feed-Forward under Low Power Operation 
A typical GCI is often required to operate at low demand, for example a PV inverter operating at partial 
insolation and connected to the grid. Under these conditions the quality of the inverter output current 
waveform deteriorates, mainly due to finite PWM resolution. However, a component of distortion is also 
contributed by the presence of a distorted grid voltage. 
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Figure 18: Effect of feed-forward on output current harmonic spectrum with varying current demand. 
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Figure 19: Comparison of inverter output current THD as a function of output current with and without 
capacitor current feed-forward. 
The results shown in Fig. 18 show the effect of feed-forward on the output current harmonic spectrum at 
lower current demand levels while Fig. 19 compares the THD as a function of output current. It is clear 
that the feed-forward compensation scheme is effective in reducing the levels of low-order harmonic 
distortion at low output current levels, as well as at a nominal full-load. It is therefore particularly well- 
suited to systems where operation at part-load can be expected as the norm. 
VI. Conclusions 
This paper has analysed the influence of selected control strategies on the level of low-order harmonic 
distortion generated by an inverter connected to a weak and distorted grid. A detailed theoretical analysis, 
using a harmonic impedance concept, has been performed to establish the suitability of inductor current 
versus output current feedback. Harmonic impedance functions for both cases have been derived and 
analysed in the frequency domain, the results showing that inductor current feedback presented a much 
higher harmonic impedance and therefore greater capability for rejecting grid voltage harmonic distortion. 
Inductor current feedback also has the advantage of suppressing resonant peaks which are known to cause 
problems in inverters connected to weak grids. A 50OW three level inverter system has been designed and 
constructed to verify the mathematical modeling and practical viability of the proposed methods. The 
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experimental results have shown that using optimized inductor current feedback yields an output current 
THD some 29% lower than that achieved using optimized output current feedback. 
Further improvements to the inverter output current quality have been achieved through feed-forward 
disturbance rejection. A capacitor current feed-forward controller has been designed, simulated and 
implemented in real-time. Fine-tuning of an inverter with inductor feedback and capacitor current feed- 
forward disturbance rejection produced a very low THD, of just 3% at nominal full-load, representing an 
improvement of some 53% on the tuned converter with output current feedback and no feed-forward 
compensation. Significant improvements in THD were also achieved across the entire load range. The 
level of THD accomplished is well below the IEEE standard of 5% for grid interfaced inverters and is 
achieved with no substantial hardware costs (since it only requires one additional low cost current sensor 
for capacitor current measurement), thus justifying the commercial viability of the proposed methods. 
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Abstract 
In grid connected multiple inverter systems, it is normal to synchronise the output current of each 
inverter to the common network voltage. Any current controller deficiencies, which result in low 
order harmonics, are also synchronised to the common network voltage. As a result the harmonics 
produced by individual converters show a high degree of correlation and tend to be additive. Each 
controller can be tuned to achieve a different harmonic profile so that harmonic cancellation can 
take place in the overall system, thus reducing the net current total harmonic distortion level. 
However, inter-inverter communication is required. This paper presents experimental results 
demonstrating an alternative approach, which is to arrange for the tuning within each inverter to 
be adjusted automatically with a random component. This results in a harmonic output spectrum 
that varies with time, but is uncorrelated with the harmonic spectrum of any other inverter in the 
system. The net harmonics from all the inverters undergo a degree of cancellation and the overall 
system yields a net improvement in power quality. 
1. Introduction 
AL 
Supply 
Network 
Figure 1: Grid connected, multiple string inverter system 
Multiple string inverters are frequently used to connect a PV system to the network [1]. In this 
approach, each panel is connected through its own inverter, the inverter units being connected in 
parallel up to the required volt-ampere rating of the system (Figure 1). This avoids the need to 
run long lengths of high current DC cabling, with the attendant problems of expensive circuit 
breakers. It is nonnal practice for the output current of each inverter to be controlled to be 
sinusoidal, with low harmonic levels, and at unity power factor with respect to the network 
voltage. 
Low harmonic levels are desirable since harmonics have long been recognised as causing a 
number of operational problems to the grid network [2,3,4]. Some of the major effects caused by 
harmonics include capacitor bank failure, overvoltage and overcurrent on the network, dielectric 
breakdown of insulated cables and kWh metering errors. To preserve the quality of the utility 
current and voltage, set limits are imposed on the current and voltage harmonics that may be 
injected into the grid [5,6]. However, as more and more distributed generation systems are being 
interfaced to the network, the problem of harmonic injection into the grid is becoming an 
increasing problem [7-12]. For this reason, there is considerable motivation to improve grid 
connected inverter performance through the reduction, or ideally complete elimination, of the 
output harmonics. 
Several techniques aimed at inverter system harmonic improvement have been presented. Holmes 
and McGrath [13] considered the effect of a number of different PWM strategies in various 
converter topologies. It was demonstrated that certain PWM strategies and sampling techniques 
could help eliminate particular side-band switching harmonics. This work also identified further 
opportunities for harmonic elimination in multi-level cascaded inverter systems. Liang, 
O'Connell and Hoft [14] described the use of Walsh Functions in a single phase full bridge 
inverter for the purpose of voltage harmonic elimination at the inverter output. The Walsh 
Function technique allowed the harmonic amplitudes of the inverter output voltage to be 
expressed as ftinctions of the inverter switching angles. A series of linear algebraic equations 
could then be solved to eliminate unwanted harmonics. Infield [151 discussed the manner in 
which random phase harmonics in multiple inverter systems combined. In particular, the work 
was applicable to switching han-nonics, which are random in phase. Mathematical rules, based on 
probabilistic integrals, were formulated to help assess the overall degree of harmonic cancellation 
arising from multiple connection of inverter systems to a common point. 
This paper suggests a new idea to improve the overall current harmonic output of a grid 
connected multiple inverter system. In particular, the work focuses on reducing low order current 
harmonics. This is achieved through simple randomisation of the inverter current control 
parameters. This technique is shown to significantly reduce the correlation of low order current 
harmonics between inverters. As a result, on average, the inverter harmonics at the common point 
of coupling are likely to demonstrate a degree of cancellation, as opposed to harmonic 
reinforcement when correlated. 
2. Grid Connected Inverter Harmonics 
The harmonics in the output current of an inverter can be grouped according their source: 
switching harmonics which are related to the PWM circuits in each inverter and lower frequency 
harmonics which are due to deficiencies in the control of the inverter output current. The majority 
of the switching harmonics are easily filtered at the inverter output. The low order harmonics, 
however, are at frequencies much closer to the fundamental. Therefore, it is more difficult to filter 
these harmonics without impairing the fundamental current waveform. 
The output current hannonics related to the PWM are synchronised to the clock circuits within 
the inverter controller and therefore, will not be correlated because the crystal controlled clocks 
within each inverter are usually independent. A recognised power quality benefit of this 
arrangement is that the harmonic distortion arising in each inverter is uncorrelated and therefore 
cancellation will take place in multiple inverters systems. The harmonics due to the current 
controller performance will, however, behave differently. It is normal to produce a current 
reference waveform within the inverter, which specifies the magnitude and power factor of the 
output current in accordance with the active and reactive power generation requirements at a 
particular time. For a grid connected system, the current reference waveform in each inverter 
must be synchronised to the common network voltage waveform. Therefore, any low order 
harmonics resulting from controller deficiencies will also be synchronised to the common 
network voltage and the harmonics produced by individual converters will have a high degree of 
correlation. This will mean that the lower order harmonics from each inverter will be additive. 
The grid-connected inverter has to drive current against the supply voltage and impedance, which 
are not fixed quantities. Grid connected inverter performance has been shown to be very much 
dependent on grid operating conditions [16]. Controlling current to be injected into the grid 
network is, therefore, considerably more difficult than controlling current into fixed loads such as 
motor windings or isolated consumer load systems. The output current wavefonn fidelity is 
dependent on the tuning of the current control loop but changes in the grid supply characteristics 
mean that it is not possible to achieve an optimally tuned output current loop at all times. 
Normally the inverter output current is tuned by adjusting settings within the controller whilst 
monitoring the low order harmonics. By trial and error, various harmonics can be minimised and 
total harmonic distortion (THD) can be reduced. A point is normally reached where further 
tuning does not produce any further improvement in THD. By adjustments to the controller 
tuning, however, it is possible to alter which harmonics are suppressed whilst maintaining the 
total harmonic distortion reasonably constant. This is due to the interaction between the 
controller dynamics and the dynamics of the supply and line inductance. 
2.1 Harmonic Cancellation Scheme 
In principle, for a multi-inverter system, each controller could be tuned to achieve a different 
harmonic profile. Harmonic cancellation would take place in the overall system and the net THD 
level would be reduced. To force this to happen, however, inter-inverter communications would 
be required, a feature which is not desirable on cost grounds. An alternative approach is therefore 
considered, which is to arrange for the tuning within each inverter to be adjusted automatically 
with a random component. This will result in a harmonic output spectrum that varies with time 
but is uncorrelated with the harmonic spectrum of any other inverter in the system. As a 
consequence, the net harmonics from all the inverters will undergo a degree of cancellation while 
each individual inverter THD will remain almost constant. Thus, the overall system of inverters 
yields a net improvement in power quality. 
3. Experimental arrangement and Results 
Figure 2: Experimental H-Bridge inverter module. 
Three experimental, low voltage, H-Bridge inverter modules have been constructed in order to 
test a parallel-connected inverter system. One of these inverter modules is shown in figure 2. All 
three inverters are mounted inside a specially built cabinet and may be operated in parallel, or 
independently. 
3.1 Experimental results with conventional current control techniques 
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Figure 3: Experimental H-Bridge inverter. Single inverter grid connected system 
Initially, each inverter is operated independently as a single grid connected unit with a 
conventional current control loop. Each inverter operates from an independent 50V DC bus, and 
is connected to a 20V AC grid voltage (figure 3). Harmonic data is acquired through the use of a 
power analyser, which is capable of calculating and displaying harmonic spectra and THD 
information. The power analyser is set up to acquire the harmonic data over 16 fundamental 
current cycles, utilising a Hanning sampling window. This is in keeping with recommended 
methods for measurement and interpretation of harmonic information. [17]. All harmonic and 
THD results presented in this paper are acquired under these conditions. 
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Figure 4: Inverter current control scheme: PI with terminal voltage feed-forward control. 
Each H-Bridge is switched with a unipolar switching PWM scheme at 20kHz. A proportional- 
integral (PI) current control loop (figure 4), with supply voltage feed-forward, is implemented 
with a 50us current sampling interval. The PWM output is scaled according to the measured DC 
link voltage. The controller thus compensates for any change in the DC link voltage. Each 
inverter is tuned independently via the software parameters: proportional gain, Kp and integral 
gain, KI, to achieve the best output current fidelity possible. Each inverter is controlled to operate 
at unity power factor with respect to the grid voltage. This is shown in figure 5 for one of the 
experimental inverters. 
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Figure 5: Unity power factor operation of inverter 1. 
Via the power analyser, the harmonic spectrum of the output current is recorded for each inverter. 
The results obtained represent a snap shot in time of the performance of each inverter. To 
evaluate the average performance of each inverter over time, the harmonic spectrum of all three 
inverters is recorded at six separate intervals. An averaged harmonic spectrum is then calculated 
and considered to be a typical measure of inverter performance. The averaged harmonic data is 
imported into Microsoft Excel for presentation in graphical fon-nat. 
The averaged harmonic perforinance of each inverter is shown in figure 6. This shows the per 
unit magnitude of all hannonics between the 2nd and 22nd harmonic. For all three inverters, the 
predominant harmonics appear between the 3rd and the 15th harmonic. The han-nonics become 
less of a problem beyond the 19th harmonic. This is to be expected, since the output inductor and 
capacitor components yield a low pass filter with an approximate 8001-lz cut off frequency. Using 
the Microsoft Excel trend line function, a 6th order polynomial trend line is imposed on each 
graph. This produces an harmonic profile for each inverter over the averaged set of harmonic 
data. The results show a strong correlation in harmonic profile for each of the three inverters 
under test. This correlation is more obviously noticed when the trend lines are superimposed on 
the same axis, as shown in figure 7. 
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Figure 6: Low order harmonic spectra: Inverter output current with conventional PI control. Each 
inverter, grid connected and operating independently. 
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Figure 7: Correlated han-nonic trend lines for independently operated inverters, when controlled 
by conventional current control method. 
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Figure 8: Experimental, parallel connected inverter system comprising of three inverter units. 
All three inverters are then connected together at their output to form a parallel, three inverter, 
grid connected system as shown in figure 8. Each inverter is current controlled with the same 
controller tuning as previously determined for single inverter use. All three inverters operate at 
unity power factor with respect to the grid voltage. Six sets of harmonic data are collected, and 
once again an averaged harmonic spectrum is determined for each inverter (figure 9). In each 
case, it can be seen the largest distortion components are at the 3rd, 7th, 9th and II th harmonic. 
Again, the resultant harmonic trend lines, shown in figure 10, highlight a strong correlation in 
harmonic profile for each of the three inverters under test. The same trend line is seen in the 
overall system output current, where similar harmonics dominate. This demonstrates the additive 
nature of the harmonics at the output from the three individual inverters. The recorded THD at the 
parallel inverter system output, as measured by the power analyser, is 5.44%. It is this harmonic 
addition at the multiple inverter output, which is undesirable. As the number of grid connected 
inverter units increases, the same harmonics will continue to reinforce. This will cause problems 
with high levels of specific current harmonics being injected into the grid. For this reason, 
randomisation of the current control is considered as a method of preventing hannonic 
reinforcement 
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Trace A: Inverter 1, harmonic spectrum of inverter output current. 
Trace B: Inverter 2, harmonic spectrum of inverter output current. 
Trace C: Inverter 3, harmonic spectrum of inverter output current. 
Trace D: Harmonic spectrum of parallel inverter system output current. 
Figure 9: Low order harmonic spectra: Inverter output current with conventional PI control. Grid 
connected parallel inverter system. 
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Figure 10: Correlated harmonic trend lines for parallel inverter system, when controlled by 
conventional current control method. 
3.2 Experimental results with randomised current control techniques 
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Figure 11: Inverter current control scheme, with randomised control parameters. 
Figure II shows the modified control scheme implemented to produce un-correlated harmonic 
perfon-nance in each inverter. In this approach, the proportional gain of each inverter is randomly 
adjusted in real time. To achieve this, a random gain component, Rp is added to the already 
established optimum proportional gain, Kp. The random component may be a positive or negative 
number, but its magnitude is limited so, when added to Kp, excessive deviation from the optimal 
controller tuning is prevented. This creates an effective tolerance band around the optimal tuning 
position and is necessary to maintain acceptable current controller performance. In this instance, a 
+-10% tolerance band is found to be acceptable. 
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Trace A: Inverter 1, random number generator. 
Trace B: Inverter 2, random number generator. 
Trace C: Inverter 3, random number generator. 
Figure 12: Random number generator for each inverter module. Used to develop randomly 
varying proportional gain parameter. 
The random gain component, Rp, is established through the software generation of a random 
number. Each current controller generates a string of random numbers, which in turn produces a 
randomly varying signal (figure 12). The random number signal from each controller is then 
filtered through a simple 3-pole digital filter, to smooth the variation in the signal. The three 
filtered signals, shown in figure 13, are then added to the fixed proportional gain in each current 
controller, to form a new randomly varying proportional gain parameter. This is then used in the 
current control of each inverter unit. Each stage of the digital filter behaves like a simple RC low 
pass filter with a cut off frequency of 4001-1z. This frequency was obtained through experimental 
adjustment, and was found to provide adequate performance. Further investigation into the 
optimum filter cut off frequency may yield improvement in performance. In general, however, it 
was found that too high a cut off frequency yielded a randomly varying signal with insufficient 
smoothing. Likewise, too low a cut off frequency limited the rate of change of the controller 
tuning parameter being applied to each inverter in the parallel system. Under these circumstances, 
less harmonic cancellation was observed at the parallel inverter system output. 
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Trace A: Inverter 1, random component of proportional gain, Rp I. 
Trace B: Inverter 2, random component of proportional gain, Rp2. 
Trace C: Inverter 3, random component of proportional gain, Rp3. 
Figure 13: Random component of proportional gain, kpr, for each inverter module. Produced by 
digital filtering of random number generator. 
Figure 14 shows the harmonic spectrum of each inverter when operated as a single inverter 
system. Importantly, the harmonic profile of each inverter is now different from its parallel 
counterparts. This is shown through the differing trend line patterns (figure 15) and is in contrast 
to the almost identical set of harmonic profiles observed with conventional current control (figure 
7). This indicates that the random component in the current controller has successfully reduced 
the degree of correlation in the harmonic profile of each inverter, which is not apparent when 
using conventional current control methods. It is this uncorrelated performance which can be 
utilised to advantage in a parallel inverter system, since it yields improved opportunities for 
harmonic cancellation at the system output. It is worth noting that randomisation of the integral 
gain was also seen to yield an uncorrelated harmonic profile in each inverter. However, unless a 
very tight tolerance band was implemented, the power factor of the inverter, with respect to the 
grid voltage, was subject to change. Since the inverter must operate at, or very close to, unity 
power factor operation with respect to the supply, only a small amount of deviation is acceptable 
in the integral gain. As such, it was considered preferential to leave this parameter unchanged. 
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Trace 1: Inverter 1, output current. 
Trace 2: Inverter 2, output current. 
Trace 3: Inverter 3, output current. 
Figure 14: Low order harmonic spectra: Inverter output current with randomised control 
parameters. Each inverter, grid connected and operating independently. 
harmonic number 
0- 
0.02 
0.01 
0.00 ... 
23456789 10 11 12 13 14 15 16 17 18 19 20 21 22 
harmonic number 
Figure 15: Uncorrelated harmonic trend lines for individual inverters, when controlled with 
randomised current control method. 
Due to the inclusion of the controller randomisation, the performance of each inverter varies with 
time. Therefore, a definitive assessment of the randomised control strategy cannot be determined 
from a single set of results taken at only one instance in time. For this reason, the performance 
improvement, or otherwise, of each inverter is once again determined through averaging six sets 
of recorded harmonic data. In this way, a statistical conclusion is made possible, based on a 
number of experimental results taken over time. Figure 16 shows the harmonic spectrum, 
averaged over six sets of results, of each inverter when operated as a parallel inverter system with 
the inclusion of the randomisation technique. The averaged harmonic profile of each inverter is 
flatter, and more evenly distributed across the harmonic range of interest than the profile recorded 
under conventional current control methods (figure 17). This is a consequence of the hannonic 
spectrum of each inverter varying with time. As a result, the degree of harmonic cancellation, and 
hence han-nonic profile of the parallel inverter system output current also varies with time. 
Typically, the dominant harmonics in the system output current remain between the 3rd to I Ith 
harmonics. On average, however, the magnitude of these harmonics is often reduced. Additional 
reduction in the level of the higher order harmonics (above the 13th harmonic) is also noticed, 
Typically, on average, a lower level of THD is observed. With the results shown, the average 
recorded THD measured by the power analyser is 4.41%. This marks an appreciable 
improvement in the harmonic content of the parallel inverter output current, as compared to the 
results obtained with conventional current control. The harmonic improvement is shown more 
clearly in figure 18. The current hannonic content at the parallel inverter system output is 
distinctly less when controlled via the randomised control technique. In the particular result 
presented in Figure 18, the magnitude of the 3rd harmonic is actually greater than that produced 
by the conventional controller. This simply reflects the behaviour of the controller at the instant 
when the result was taken. Due to the time varying nature of the parameter randomisation 
controller, the 3rd harmonic may be lower at a different measuring instant and a different 
harmonic could appear to increase in magnitude. On average, however, a lower level of THD will 
still be observed. 
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Trace A: Inverter 1, harmonic spectrum of inverter output current. 
Trace B: Inverter 2, harmonic spectrum of inverter output current. 
Trace C: Inverter 3, harmonic spectrum of inverter output current. 
Trace D: Harmonic spectrum of parallel inverter system output current. 
Figure 16: Low order hannonic spectra: Inverter output current with randomised control 
parameters. Each inverter, grid connected and operating independently. 
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Figure 17: Uncorrelated harmonic trend lines for parallel inverter system, when controlled with 
randomised current control method. 
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Figure 18: Comparison of harmonic profile at parallel inverter system output, when controlled via 
conventional control and randomised control techniques. 
4. Conclusions 
In multiple grid connected inverter systems, there tends to be a high degree of correlation in the 
harmonic profile of each individual inverter. These harmonics, therefore, tend to be additive at 
the system output. Hence, the parallel inverter system output yields a harmonic spectrum, and 
thus THD level, which is very similar to each individual inverter unit. This paper has proposed a 
method of eliminating the correlation in the harmonic profile of each inverter without the need for 
inter-inverter communication. This has been achieved by means of randomising a tuning 
parameter of the current controller. The addition of a randomly varying component in the current 
control of each inverter has been shown to produce a harmonic output spectrum that varies with 
time and is uncorrelated to any other inverter in the system. By making the harmonic profile of 
each inverter different, the han-nonics at the parallel inverter system output undergo a degree of 
cancellation, whilst the fundamental output remains the same. On average, this yields an 
improvement in the overall net THD of the system. In the case of the results shown, the THD is 
reduced from 5.44% to 4.4 1% representing an 18.9% improvement in THD performance. There is 
no cost in terms of additional system hardware required to achieve this reduction in THD level. 
Furthermore, the harmonic cancellation algorithm is relatively straightforward to implement in 
software and does not significantly add to the overall processor execution time. In a practical grid 
connected system, there is likely to be significantly more than three inverter units operating in 
parallel. By increasing the number of inverter units, the opportunity for harmonic cancellation 
improves. This should, theoretically, help to lower the overall THD level even ftirther. 
Whilst primarily aimed towards grid connected inverter systems, the technique proposed is 
equally applicable to any parallel inverter system exhibiting correlation in individual inverter 
harmonic performance. 
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Abstract 
In grid connected multiple string inverter systems, it is normal to synchronise the output current of each 
inverter to the common network voltage. Any current controller deficiencies, which result in low order 
hannonics, are also synchronised to the common network voltage. The harmonics produced by individual 
converters show a high degree of correlation and tend to be additive. Each controller can be tuned to 
achieve a different han-nonic profile so that harmonic cancellation can take place in the overall system, 
thus reducing the net current total harmonic distortion level. However, inter-inverter communication is 
required. A novel technique is presented for producing cancellation of low order harmonics in grid- 
connected inverters for photovoltaic systems. A randomised based control in each inverter causes a 
different harmonic profile so that harmonic cancellation can take place in the overall system, thus 
reducing the net current total harmonic distortion level. 
Introduction 
Multiple string inverters are frequently used to connect a PV system to the network [1]. In this approach, 
each panel is connected through its own inverter, the inverter units being connected in parallel up to the 
required volt-ampere rating of the system (Figure 1). This avoids the need to run long lengths of high 
current DC cabling, with the attendant problems of expensive circuit breakers. It is normal practice for the 
output current of each inverter to be controlled to be sinusoidal, with low harmonic levels, and at unity 
power factor with respect to the network voltage. Low harmonic levels are desirable since harmonics have 
long been recognised as causing a number of operational problems to the grid network [2,3,4]. Some of 
the major effects caused by harmonics include capacitor bank failure, over-voltages and over-currents on 
the network, dielectric breakdown of insulated cables and kWh metering errors. To preserve the quality of 
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the utility current and voltage, set limits are imposed on the current and voltage harmonics that may be 
injected into the grid [5,6]. However, as more and more distributed generation systems are being 
interfaced to the network, the problem of harmonic injection into the grid is becoming an increasing 
problem [7-10]. For this reason, there is considerable motivation to improve grid connected inverter 
performance through the reduction, or ideally complete elimination, of the output hannonics. 
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Figure 1: Typical Topology of a Grid Connected Multiple Inverter System 
Several techniques aimed at inverter system han-nonic improvement have been presented. Holmes and 
McGrath [11] demonstrated that certain PWM strategies and sampling techniques could help eliminate 
particular side-band switching han-nonics. Liang, O'Connell and Hoft [12] described the use of Walsh 
Functions in a single phase full bridge inverter for the purpose of voltage harmonic elimination at the 
inverter output. In 2001, Infield [13] discussed the manner in which random phase hannonics in multiple 
inverter systems combined. In particular, the work was applicable to switching han-nonics, which are 
random in phase. Mathematical rules, based on probabilistic integrals, were formulated to help assess the 
overall degree of harmonic cancellation arising from multiple connection of inverter systems to a common 
point. This paper suggests a new idea to improve the overall current hannonic output of a grid connected 
multiple inverter system. In particular, the work focuses on reducing low order current han-nonics. This is 
achieved through simple randomisation of the inverter current control parameters. This technique is shown 
to significantly reduce the correlation of low order current han-nonics between inverters. As a result, on 
average, the inverter han-nonics at the common point of coupling are likely to demonstrate a degree of 
cancellation, as opposed to hannonic reinforcement when correlated. 
2. Power Quality issues in Grid Connected Inverters 
The han-nonics in the output current of an inverter can be grouped according their source: switching 
harmonics which are related to the PWM circuits in each inverter and lower frequency harmonics which 
are due to deficiencies in the control of the inverter output current. The majority of the switching 
harmonics are easily filtered at the inverter output. The low order han-nonics, however, are at frequencies 
much closer to the fundamental. Therefore, it is more difficult to filter these harmonics without impairing 
the fundamental current waveforin. Furthennore, the output current hannonics related to the PWM are 
synchronised to the clock circuits within the inverter controller and therefore, will not be correlated 
because the crystal controlled clocks within each inverter are usually independent. A recognised power 
quality benefit of this arrangement is that the han-nonic distortion arising in each inverter is uncorrelated 
and therefore cancellation will take place in multiple inverters systems. The han-nonics due to the current 
controller perfon-nance will, however, behave differently. It is normal to produce a current reference 
waveform within the inverter, which specifies the magnitude and power factor of the output current in 
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accordance with the active and reactive power generation requirements at a particular time. For a grid 
connected system, the current reference waveforrn in each inverter must be sYnchronised to the common 
network voltage waveform. Therefore, any low order harmonics resulting from controller deficiencies 
will also be synchronised to the common network voltage and the hannonics produced by individual 
converters will have a high degree of correlation. This will mean that the lower order harmonics from 
each inverter will be additive. 
The grid-connected inverter has to drive current against the supply voltage and impedance, which are not 
fixed quantities. Grid connected inverter performance has been shown to be very much dependent on grid 
operating conditions [14]. Controlling current to be injected into the grid network is, therefore, 
considerably more difficult than controlling current into fixed loads such as motor windings or isolated 
consumer load systems. The output current waveforrn fidelity is dependent on the tuning of the current 
control loop but changes in the grid supply characteristics mean that it is not possible to achieve an 
optimally tuned output current loop at all times. Normally the inverter output current is tuned by adjusting 
settings within the controller whilst monitoring the low order hannonics. By trial and error, various 
han-nonics can be minimised and total harmonic distortion (THD) can be reduced. A point is non-nally 
reached where further tuning does not produce any further improvement in THD. By adjustments to the 
controller tuning, however, it is possible to alter which harmonics are suppressed whilst maintaining the 
total harmonic distortion reasonably constant. This is due to the interaction between the controller 
dynamics and the dynamics of the supply and line inductance. In principle, for a multi-inverter system, 
each controller could be tuned to achieve a different harmonic profile. Hannonic cancellation would take 
place in the overall system and the net THD level would be reduced. To force this to happen, however, 
inter-inverter communications would be required, a feature which is not desirable on cost grounds. An 
alternative approach is therefore considered, which is to arrange for the tuning within each inverter to be 
adjusted automatically with a random component. This will result in a harmonic output spectrum that 
varies with time but is uncorrelated with the hannonic spectrum of any other inverter in the system. As a 
consequence, the net han-nonics from all the inverters will undergo a degree of cancellation while each 
individual inverter THD remain relatively constant. Thus, the overall system of inverters yields a net 
improvement in power quality. 
3. Experimental arrangement and Results 
3.1 Experimental Arrangement 
A grid connected parallel inverter system comprising of three low voltage single phase H-Bridge 
converters has been implemented. One of these inverter modules is shown in Figure 2. All three inverters 
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are mounted inside a specially built cabinet and may be operated in parallel, or as independent stand alone 
converters. The experimental arrangement for this system is shown in Figure 3. Each inverter operates 
from an independent 50V DC bus, and is connected to a reduced, 20V AC mains voltage. Harmonic data 
is acquired through the use of a power analyser, which is capable of displaying han-nonic spectra and THD 
information. The power analyser is set up to acquire current harmonic data over 16 fundamental current 
cycles, utilising a Hanning sampling window. This is in keeping with recommended methods for 
measurement and interpretation of hannonic infon-nation. [ 15]. All harmonic and THD results presented in 
this paper are acquired under these conditions. The sampling rate of the power analyzer is 701cHz. 
Figure 3 Experimental, parallel connected inverter system comprising of three inverter units. 
3.2. Experimental results with conventional current control techniques 
Each H-Bridge is switched with a unipolar switching PWM scheme at 20kHz. A proportional -integral (PI) 
current control loop (Figure 4), with supply voltage feed-forward, is implemented with a 200us current 
sampling interval. 
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Figure 4: Inverter current control scheme: PI with terminal voltage feed-forward control. 
The PWM output is scaled according to the measured DC link voltage. The controller thus compensates 
for any change in the DC link voltage. Each inverter is tuned independently via the software parameters: 
proportional gain, Kp and integral gain, Ki, to achieve the best output current fidelity possible. Each 
inverter is controlled to operate at unity power factor with respect to the grid voltage. This is shown in 
Figure 5 for one of the experimental inverters. 
ISBN : 90-75815-07-7 
PA 
I -, -, - --- , ý: -_ ý. -)nnected inveriers 
A 
I 
B 
Time Base: I Oms/div. 
Trace A: Mains voltage 30V/div 
Trace B: Inverter 2 output current I OA/div 
Figure 5: Unity power factor operation of inverter 1. 
3.2.1. Single Inverter Operation 
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Figure 6: Low order harmonic spectra: Inverter output current with conventional PI control. Each inverter, grid 
connected and operating independently. 
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Figure 7: Correlated harmonic trend lines for independently operated inverters, when controlled by conventional 
current control method. 
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Initially, each inverter is operated independently as a single grid connected unit with the previously described conventional current control loop. Under these conditions, the harmonic spectrum of the output 
current is recorded six times for each inverter. An averaged han-nonic performance is then calculated and 
considered to be a typical measure of the inverter operation. The averaged data is imported into Microsoft 
Excel for presentation in graphical format, as shown in Figure 6. For all three inverters, the predominant 
harmonics appear between the 3rd and the 15th han-nonic. Due to the output inductor and capacitor 
components yielding a low pass filter with an approximate 80OHz cut off frequency, the magnitude of the harmonics above the 19th han-nonic are significantly lower. A 6th order polynomial trend line is then 
imposed on each graph. This highlights the han-nonic profile of each inverter over the averaged set of han-nonic data. The results show a strong correlation in hannonic performance for each of the three inverters under test. This correlation is more obviously noticed when the trend lines are superimposed on 
the same axis, as shown in Figure 7. The average current THD of the inverters is 5.14%. 
3.2.2. Parallel Inverter system Operation 
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Figure 8: Correlated harmonic trend lines for parallel inverter system, when controlled by conventional current 
control method. 
Table 1: Current THD performance of grid connected multiple inverter systems using conventional 
current control techniques. 
PARALLEL COMBINATION THD 
INV I 
THD 
INV 2 
THD 
INV 3 
THD SYSTEM 
OUTPUT 
Inverter I& Inverter 2 5.24% 5.32% 5.46% 
Inverter I& Inverter 3 5.10% 5.23% 5.22% 
Inverter 2& Inverter 3 5.16% 5.30% 5.36% 
Inverter 1, Inverter 2& Inverter 3 5.28% 5.22% 5.12% 5.38% 
To investigate the operation of a parallel inverter system, four possible parallel combinations have been 
considered. The first three combinations involve a two inverter parallel system, these are: Inverter I in 
parallel with Inverter 2, Inverter I in parallel with Inverter 3, and Inverter 2 in parallel with Inverter 3. The 
fourth combination is all three inverters operating in parallel together. In all cases, each inverter is current 
controlled with the same controller tuning as previously determined for single inverter use, and naturally, 
all inverters operate at unity power factor with respect to the grid voltage. Six sets of han-nonic data are 
collected for each inverter and for the overall parallel system output current. From this, an average 
harmonic perfon-nance is once again deten-nined. Figure 8 demonstrates the typical han-nonic profile of 
each inverter in the case of the three inverters operating in parallel. An almost identical trend is observed 
in all the two-inverter parallel combinations. The major distortion always arises around the 3rd, 7th, 9th 
and II th han-nonic. A similar han-nonic profile occurs in the parallel system output. This is a result of 
reinforcement of individual inverter harmonics at the point of inverter coupling. This is also highlighted 
by the THD levels summarised in Table 1. It indicates that the THD level of the parallel inverter output 
current is of the same order as that shown in the individual inverters. This is regardless of the number of 
converters in the parallel system. It is this harmonic reinforcement at the multiple inverter output, which is 
undesirable. As the number of grid connected inverter units increases, the same han-nonics will continue to 
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reinforce. This will cause problems with high levels of individual current harmonics being injected into 
the grid. For this reason, current control randomisation is considered as a method of preventing hannonic 
reinforcement. 
3.3. Experimental results with randomised current control techniques 
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Figure 9: Inverter current control scheme, with randomised control parameters. 
Figure 9 shows the modified control scheme implemented to produce un-correlated harmonic performance 
in each inverter. In this approach, the proportional gain of each inverter is randomly adjusted in real time. 
To achieve this, a random gain component, Rp is added to the already established optimum proportional 
gain, Kp. The random component may be a positive or negative number, but its magnitude is limited so, 
when added to Kp, excessive deviation from the optimal controller tuning is prevented. This creates an 
effective tolerance band around the optimal tuning position and is necessary to maintain acceptable 
current controller performance. In this instance, a +-10% tolerance band is found to be acceptable. 
Current Current 
Controller 
+ 
PWM 
Demand + Error Kp +R+V, - Vc 1 
Demand 
Vdc 
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Current 
"P "P 
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Time Base: 2ms/div. 
Trace A: Inverter 1, random component of proportional gain, Rpl. 
Trace B: Inverter 2, random component of proportional gain, Rp2. 
Trace C: Inverter 3, random component of proportional gain, Rp3. 
Figure 10: Random component of proportional gain, kpr, for each inverter module. Produced by digital filtering of 
random number generator. 
The random gain component, Rp, is established through the software generation of a random number. 
Each current controller generates a string of random numbers, which in turn produces a randomly varying 
signal. The random number signal from each controller is then filtered through a simple 
3-pole digital 
filter, to smooth the variation in the signal. The three filtered signals, shown 
in Figure 10, are then added 
to the fixed proportional gain in each current controller, to form a new randomly varying proportional gain 
parameter. This is then used in the current control of each inverter unit. Due to the randomisation, the 
performance of each inverter now varies with time. Therefore, an assessment of the control strategy 
certainly cannot be determined from results taken at a single snap shot 
in time. Hence, once again, the 
perfon-nance improvement, or otherwise, is determined through averaging 
6 sets of collected han-nonic 
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data. In this way, a probabilistic conclusion is made possible, based on a number of experimental results 
taken over time. 
3.3.1. Single Inverter Operation 
41 
CL 
0 #Z 
 
234a471* 16 11 It I's 14 10 1$ 17 11 is to 21 n 
harmonic number 
Figure 11: Uncorrelated harmonic trend lines for individual inverters, when controlled by conventional current 
control method. 
Figure II shows the averaged harmonic spectrum of each inverter when operated as a single inverter 
system. Importantly, the harmonic profile of each inverter is now different from its parallel counterparts. 
This is shown through the differing trend line patterns and is in contrast to the almost identical set of 
han-nonic profiles observed with conventional current control (Figure 7). This indicates that the random 
component in the current controller has created a degree of uncorrelation in the harmonic profile of each 
inverter, which is not apparent when using conventional current control methods. It is this uncorrelated 
performance which can be utilised to advantage in a parallel inverter system, since it yields improved 
opportunities for hannonic cancellation at the system output. The average current THD of the inverters 
running independently is 5.19%, which is very similar to the perfon-nance of the same inverters running 
under conventional control techniques. It is worth noting that randomisation of the integral gain was also 
seen to yield an uncorrelated harmonic profile in each inverter. However, unless a very tight tolerance 
band was implemented, the power factor of the inverter, with respect to the grid voltage, was subject to 
change. Since the inverter must operate at, or very close to, unity power factor operation with respect to 
the supply, only a small amount of deviation is acceptable in the integral gain. As such, it was considered 
preferential to leave this parameter unchanged. 
3.3.2. Parallel Inverter Operation 
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Figure 12: Uncorrelated harmonic trend lines for parallel inverter system, when controlled with randomised current 
control method. 
The same four combinations are considered, three involving two inverters, and the 
fourth involving all 
three inverters connected in parallel. Figure 12 shows the harmonic spectrum of each 
inverter when all 
three inverters are operated in parallel and controlled via the 
described parameter randomisation 
technique. As with the single inverter case, the harmonic spectrum of each 
inverter differs from its 
counterparts, indicating a degree of uncorrelation in the harmonics produced 
from each inverter. The 
harmonic spectrum of each inverter continues to vary with time. 
As a result, the degree of han-nonic 
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cancellation, and hence han-nonic profile of the parallel inverter system output current also varies with time. 
Table 11: Current THD performance of grid connected multiple inverter systems using conventional 
current control techniques. 
PARALLEL COMBINATION THD 
INV I 
--TH--D 
INV 2 
-THD 
INV3 
THD SYSTEM 
OUTPUT 
Inverter I& Inverter 2 5.14% 5.12% 4.72% 
Inverter I& Inverter 3 5.08% 4.99% 4.48% 
Inverter 2& Inverter 3 5.24% -5.16% 4.61% 
Inverter 1, Inverter 2& Inverter 3 5.25% 5.14% 5.07% 4.12%. 
Figure 13: Comparison of harmonic spectra trend lines for system output current of a three inverter parallel system 
using conventional and randomised control methods. 
The dominant han-nonics in the system output current generally remain between the 3rd to II th 
harmonics. However, the magnitude of these harmonics is often reduced. Additional reduction in the 
level of the higher order han-nonics (above the 13th han-nonic) is also noticed. Typically, on average, a 
lower level of TED is observed. Figure 13 shows the han-nonic improvement observed for the three- 
inverter parallel system. Table 11 surnmarises the THD levels observed for all four parallel combinations 
considered. It can be seen that, whilst the THD level of each inverter remains relatively constant 
regardless of the number of inverters in the parallel system, the THD level of the parallel system output 
current reduces in proportion to the number of inverters in the system. This highlights that the more 
inverters present in the parallel system the greater the opportunities for han-nonic cancellation to occur. As 
a result, further THD reduction can be expected with larger parallel systems. This is in contrast to running 
the inverters via conventional control methods. 
4. CONCLUSIONS 
In multiple grid connected inverter systems, there tends to be a high degree of correlation in the harmonic 
profile of each individual inverter. These han-nonics, therefore, tend to be additive at the system output. 
Hence, the parallel inverter system output yields a han-nonic spectrum, and thus THD level, which is very 
similar to each individual inverter unit. This paper has proposed a method of eliminating the correlation in 
the han-nonic profile of each inverter without the need for inter-inverter communication. This has been 
achieved by means of randomising a tuning parameter of the current controller. The addition of a 
randomly varying component in the current control of each inverter has been shown to produce a 
harmonic output spectrum that varies with time and is uncorrelated to any other inverter in the system. By 
making the harmonic profile of each inverter different, the harmonics at the parallel inverter system output 
also undergo a degree of cancellation, whilst the fundamental output remains the same. On average, this 
yields an improvement in the overall net THD of the system. For two inverters in parallel, three 
configurations have been tested. On average, the THD of the parallel inverter system is reduced from 
5.34% under conditions of conventional control to 4.60% when controlled via randomized parameter 
control. For a three inverter parallel system, an even greater improvement in THD 
is observed; THD is 
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reduced from 5.38% to 4.12%. This represents a 23.4% improvement in THD performance. In many grid 
connected systems, significantly more than three inverter units are operating in parallel. By increasing the 
number of inverter units, the opportunity for harmonic cancellation improves. This should, theoretically, help to lower the overall THD level even further. In particular, the 3rd to I Ith harmonics contribute 
significantly to the overall THD of a grid connected inverter system. This is a feature still observed in the 
results obtained within this work. Methods aimed towards lowering the magnitude of these harmonic 
components will benefit grid connected installations greatly. To achieve this reduction in THD level, no 
cost in terms of additional system hardware is incurred. The reduction is simply achieved by means of 
software adaptation of the inverter control scheme. This highlights a significant advantage of the scheme. Furthermore, the harmonic cancellation algorithm is relatively straightforward to implement in software 
and does not significantly add to the overall processor execution time. Whilst primarily aimed towards 
grid connected inverter systems, the technique proposed is equally applicable to any parallel inverter 
system exhibiting correlation in individual inverter harmonic perfon-nance. 
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